summaryrefslogtreecommitdiffstats
path: root/sys/contrib/vchiq/interface
Commit message (Expand)AuthorAgeFilesLines
* ARM: Use new ARMv6 naming conventions for cache and TLB functionsmmel2016-02-051-1/+4
* Fix order of last two arguments of mtx_initgonzo2016-01-141-1/+1
* Fix inconsistent use of malloc type for cdev private data.skra2015-11-231-3/+1
* Fix slots DMA memory handling. It's similar to r290553.skra2015-11-101-3/+3
* Fix pagelist bus_dmamap_t map handling. Memory for pagelist is allocatedskra2015-11-081-3/+1
* vchiq interrupt is MP safe, add respective flag to bus_setup_intrgonzo2015-11-081-1/+1
* Fix locking for VCHI driver by matching sleepable/non-sleepable APIs:gonzo2015-11-081-24/+20
* Fix cache issues with bulk transfersgonzo2015-11-033-33/+38
* Synchronize with latest upstream VCHI code:gonzo2015-11-0121-313/+881
* Fix BULK read transfer if destination buffer is not cache line-aligned.gonzo2015-10-301-3/+23
* CALLOUT_MPSAFE has lost its meaning since r141428, i.e., for more than tenjkim2015-05-221-1/+1
* Use the dsb macro to use the correct instruction when building for ARMv7.andrew2015-03-191-1/+1
* Fix build without INVARIANTS/INVARIANT_SUPPORT:gonzo2015-02-131-1/+7
* - Perform bus_dmamap_sync on pagelist structuregonzo2015-02-121-6/+22
* Do not mark shared structures as __packed, it leads to race conditiongonzo2015-02-091-3/+3
* Remove unused variablesgonzo2015-02-092-3/+0
* Act as a bus in attach method: probe and attach devicesgonzo2015-02-081-0/+3
* Import VCHI driver for Broadcom's VideoCore IV GPUgonzo2015-02-0532-0/+13579
OpenPOWER on IntegriCloud