summaryrefslogtreecommitdiffstats
path: root/sys/arm
Commit message (Expand)AuthorAgeFilesLines
* Set of legacy mode SATA enchancements:mav2010-10-181-1/+1
* Remove a device_printf() accidentally left in r213894.marius2010-10-151-1/+0
* Converted the remainder of the NIC drivers to use the mii_attach()marius2010-10-152-6/+8
* Convert the PHY drivers to honor the mii_flags passed down and convertmarius2010-10-152-19/+14
* Add the QILA9G20 config files.cognet2010-10-062-0/+162
* Add support for the AT91SAM9260cognet2010-10-0614-65/+826
* Add the AT91SAM9G20EK config files.cognet2010-10-062-0/+163
* if_ate.c:cognet2010-10-0640-2519/+3091
* fix outdated commentticso2010-09-281-4/+1
* The TWI controller automatically stops if we don't fill up with new data inticso2010-09-271-3/+1
* fix off by one error for twi reads with len != 1.ticso2010-09-271-1/+1
* Add basic cpu_sleep() support for Marvell SoCs. This drops my SheevaPlug'smav2010-09-183-1/+12
* Clear timer interrupt status before calling callback, not after it,mav2010-09-181-4/+6
* In pmap_remove_all(), do not decrease pm_stats.wired_count if the mapping wascognet2010-09-121-2/+0
* bus_add_child: change type of order parameter to u_intavg2010-09-102-3/+3
* Add custom kernel configuration and device tree source files foremax2010-09-081-0/+76
* Supply some useful information to the started image using ELF aux vectors.kib2010-08-171-2/+8
* Update various places that store or manipulate CPU masks to use cpumask_tjhb2010-08-111-1/+1
* Very rough first cut at NUMA support for the physical page allocator. Forjhb2010-07-271-0/+7
* Allow external interrupts.andrew2010-07-242-7/+163
* Add the s3c24x0 real time clock driverandrew2010-07-224-1/+194
* Rework how device memory is allocated on the s3c24x0 CPU's.andrew2010-07-225-81/+67
* Fix several un-/signedness bugs of r210290 and r210293. Add one more check.mav2010-07-201-3/+3
* Refactor Marvell ARM SoC timer driver to the new timer infrastructure.mav2010-07-202-42/+81
* Now that we are fully FDT-driven on MRVL platforms, remove PHYSMEM_SIZE option.raj2010-07-195-33/+3
* Eliminate FDT_IMMR_VA define.raj2010-07-192-10/+2
* Move MRVL FDT fixups and PIC decode routine to a platform specific area.raj2010-07-191-0/+42
* Import preliminary support for Atmel AT91SAM9G20 cpu, and the Hot-e HL201.cognet2010-07-1418-3/+4193
* Get rid of bootinfo for good in loader (U-Boot-based) and ARM.raj2010-07-112-78/+0
* Move prototypes for kern_sigtimedwait() and kern_sigprocmask() tojhb2010-06-301-0/+1
* Move ARM nexus rman initialization to attach routine.raj2010-06-161-7/+7
* Turn off cache if there's more than one kernel mapping, and one is writable.cognet2010-06-151-1/+1
* Temporarily bring back the ARM bootinfo (and make tinderbox happy).raj2010-06-142-0/+78
* Convert Marvell ARM platforms to FDT convention.raj2010-06-1332-2361/+1549
* Initial FDT infrastructure elements for ARM.raj2010-06-132-0/+105
* Improve style.raj2010-06-131-1/+2
* Relax one of the new assertions in pmap_enter() a little. Specifically,alc2010-06-111-1/+2
* Reduce the scope of the page queues lock and the number ofalc2010-06-101-22/+16
* Don't set PG_WRITEABLE in pmap_enter() unless the page is managed.alc2010-06-051-1/+2
* In pmap_enter_locked(), don't require the vector page to be VPO_BUSY.alc2010-06-011-3/+4
* Push down page queues lock acquisition in pmap_enter_object() andalc2010-05-261-2/+5
* Initial loader(8) support for Flattened Device Tree.raj2010-05-251-0/+1
* Roughly half of a typical pmap_mincore() implementation is machine-alc2010-05-241-1/+22
* Reorganize syscall entry and leave handling.kib2010-05-232-2/+5
* On entry to pmap_enter(), assert that the page is busy. While I'malc2010-05-161-1/+13
* Catchup with new prototype for db_printf().cognet2010-05-141-1/+1
* The FA526 belongs to the ARM9TDMI familykevlo2010-05-122-3/+1
* Push down the page queues into vm_page_cache(), vm_page_try_to_cache(), andalc2010-05-081-12/+12
* Add support for FA626TE.kevlo2010-05-046-61/+66
* Add new tunable 'net.link.ifqmaxlen' to set default send interfacesobomax2010-05-032-3/+3
OpenPOWER on IntegriCloud