index
:
FreeBSD-src
RELENG_2_2
RELENG_2_3
RELENG_2_3_0
RELENG_2_3_1
RELENG_2_3_2
RELENG_2_3_3
RELENG_2_3_4
RELENG_2_4
RELENG_2_4_4
RELENG_2_4_OLD
devel
devel-11
releng/10.1
releng/10.3
releng/11.0
releng/11.1
stable/10
stable/11
Raptor Engineering's fork of pfsense FreeBSD src with pfSense changes
Raptor Engineering, LLC
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
sys
/
arm
Commit message (
Expand
)
Author
Age
Files
Lines
*
Optimise reading of pending interrupt registers. If there are no
hselasky
2014-05-20
1
-19
/
+27
*
Allow us to compile the Ti iic driver for both OMAP4 and AM335x.
andrew
2014-05-17
1
-7
/
+23
*
Move the Ti SoCs to use the ARM platform. This should help allowing a
andrew
2014-05-17
3
-25
/
+41
*
Add FDT_PLATFORM_DEF2 for when there are multiple platforms needing to use
andrew
2014-05-17
1
-15
/
+18
*
Fix a comment s/initarm_/platform_/
andrew
2014-05-17
1
-1
/
+1
*
Add the start of the ARM platform code. This is based on the PowerPC
andrew
2014-05-17
21
-122
/
+543
*
Fix spelling mistake in comment.
gavin
2014-05-16
1
-1
/
+1
*
Fix return value. Should be logic one or zero.
br
2014-05-15
1
-1
/
+1
*
Give suitably-endowed ARMs a register similar to the x86 TSC register.
markm
2014-05-14
2
-1
/
+53
*
Fix typo.
br
2014-05-14
1
-1
/
+1
*
Remove extra newlines.
ray
2014-05-14
1
-8
/
+0
*
Cleanup some style nits.
ian
2014-05-12
1
-8
/
+4
*
Interrupts need to be disabled on entry to cpu_sleep() for ARM. Given
ian
2014-05-12
1
-2
/
+2
*
Add cpu_l2cache_drain_writebuf(), use it to implement generic_bs_barrier().
ian
2014-05-11
4
-1
/
+39
*
Enable SMP for Exynos-based platforms (i.e. Chromebook)
grehan
2014-05-11
1
-1
/
+1
*
Make the hardware memory and instruction barrier functions work on armv4
ian
2014-05-11
1
-3
/
+3
*
Rename platform_gpio_init to be SoC specific
andrew
2014-05-10
3
-3
/
+3
*
Rename platform_gpio_init to be platform specific, and make it static as
andrew
2014-05-10
2
-4
/
+4
*
Rename platform_gpio_init to be SoC specific, and make it static as it's
andrew
2014-05-10
1
-4
/
+4
*
When mapping device memory, use PTE_DEVICE rather than PTE_NOCACHE.
ian
2014-05-10
12
-55
/
+55
*
Call idcache_inv_all from the AP core entry code before turning on the MMU.
ian
2014-05-09
2
-9
/
+16
*
Add the codes for enabling CPU cores of Rockchip RK3188 SoC.
ganbold
2014-05-09
4
-0
/
+195
*
Consolitate all the AP core startup stuff under a single #ifdef SMP block.
ian
2014-05-08
1
-16
/
+6
*
Move the mptramp code which is specific to the Marvell ArmadaXP SoC out of
ian
2014-05-08
3
-47
/
+58
*
Use edge-triggered interrupts rather than polling loops to avoid missing
ian
2014-05-08
1
-15
/
+28
*
Enable PL310 power-saving modes and tune the cache ram latencies for imx6.
ian
2014-05-06
1
-0
/
+13
*
Add a public routine to set the L2 cache ram latencies. This can be
ian
2014-05-06
2
-0
/
+42
*
Add defines for the bits in the PL310 debug control register.
ian
2014-05-06
1
-0
/
+2
*
Call platform_pl310_init() before enabling the controller, and handle the
ian
2014-05-06
1
-33
/
+36
*
Break out the code that figures out the L2 cache geometry to its own
ian
2014-05-06
1
-10
/
+20
*
Move the pl310.enabled tunable to hw.pl310.enabled. Clean up a few minor
ian
2014-05-06
1
-4
/
+7
*
Fix the tinderbox armv6/arm build failure.
loos
2014-05-03
1
-0
/
+2
*
Switch to use arm_devmap_add_entry() to setup static device mapping.
ganbold
2014-05-02
1
-19
/
+3
*
This was copied to IMX6, which has since evolved further. Remove this
imp
2014-04-30
1
-159
/
+0
*
Omit from the universe build all config files tagged with
imp
2014-04-30
19
-4
/
+40
*
Convert the Zynq SoC support to the new routines for static device mapping.
ian
2014-04-30
2
-35
/
+8
*
Make this declaration into a proper function prototype.
ian
2014-04-29
1
-1
/
+1
*
Add SMP support for Zedboard.
ian
2014-04-29
4
-0
/
+103
*
Don't use multiprocessing-extensions instruction on processors that don't
ian
2014-04-28
1
-0
/
+4
*
Move duplicated code to print l2 cache config into the common code.
ian
2014-04-27
4
-68
/
+45
*
Explain why wbinv_all is SMP-safe in this case, and add a missing l2 cache
ian
2014-04-27
1
-1
/
+7
*
Flush and invalidate caches on each CPU as part of handling IPI_STOP.
ian
2014-04-27
2
-1
/
+23
*
There is no difference between IPI_STOP and IPI_STOP_HARD on ARM, so
ian
2014-04-27
2
-2
/
+1
*
Remove cpu_idcache_wbinv_all() from kdb_cpu_trap(), it's no longer needed.
ian
2014-04-27
1
-2
/
+0
*
Provide a proper armv7 implementation of icache_sync_all rather than
ian
2014-04-27
4
-4
/
+22
*
Call cpu_icache_sync_range() rather than sync_all since we know the range
ian
2014-04-26
1
-1
/
+1
*
Retire smp_active. It was racey and caused demonstrated problems with
scottl
2014-04-26
1
-1
/
+0
*
Stop calling imx51_ccm_foo() clock functions from imx6 code. Instead
ian
2014-04-26
8
-46
/
+117
*
Remove uncessary cache and TLB maintenance ops.
ian
2014-04-20
1
-10
/
+0
*
Updates to i.MX53:
rpaulo
2014-04-08
5
-67
/
+114
[next]