summaryrefslogtreecommitdiffstats
path: root/sys/arm/arm
Commit message (Expand)AuthorAgeFilesLines
* - Get rid of unused variable in KTR checks. This allows ktr(4) enabledstas2008-11-301-3/+2
* Add sv_flags field to struct sysentvec with intention to provide descriptionkib2008-11-221-1/+2
* ARM pmap style(9) and cosmetics.raj2008-11-061-5/+5
* Support kernel crash mini dumps on ARM architecture.raj2008-11-063-4/+518
* Retire the MALLOC and FREE macros. They are an abomination unto style(9).des2008-10-231-2/+2
* Eliminate flushing of L2 cache in ARM context switch routines.raj2008-10-161-8/+0
* Initial support of loader(8) for ARM machines running U-Boot.raj2008-10-141-0/+9
* Introduce basic support for Marvell families of system-on-chip ARM devices:raj2008-10-131-0/+2
* One more L2 cache synchronization call that didn't make the previous commit.raj2008-10-131-0/+2
* Provide L2 cache synchronization (write back + invalidation) on ARM.raj2008-10-135-12/+134
* Do not use cached page for temporary mapping in pmap_zero_page_generic()raj2008-10-131-10/+8
* Introduce low-level support for new Marvell core CPUs: 88FR131, 88FR571.raj2008-10-133-4/+487
* Collect N identical (or near identical) mkdumpheader() implementations intopeter2008-10-011-22/+1
* White space nit.imp2008-09-281-1/+0
* Replace all calls to minor() with dev2unit().ed2008-09-271-4/+4
* Change the static struct sysentvec and struct Elf_Brandinfo initializerskib2008-09-241-44/+45
* ARM nexus style(9) improvements.raj2008-09-111-34/+31
* ARM interrupts improvements.raj2008-09-112-13/+15
* Commit step 1 of the vimage project, (network stack)bz2008-08-171-1/+2
* Do not modify td->td_intr_nesting_level, it is now done in the MI code.cognet2008-08-041-3/+0
* Fix ARM nocache allocator:raj2008-08-041-5/+4
* Remove unneeded #include <stdlib.h> (?)cognet2008-08-041-2/+0
* Add "add pc, whatever" as a branch instruction, we use it in memcpy().cognet2008-08-031-0/+36
* Handle ldr pc, [reg] in branch_taken().cognet2008-08-031-1/+12
* Store the PC while context switching, for the benefits of DDB.cognet2008-08-021-0/+1
* The VM system no longer uses setPQL2(). Remove it and its helpers.alc2008-05-231-8/+0
* Retire pmap_addr_hint(). It is no longer used.alc2008-05-181-7/+0
* Add a stub for pmap_align_superpage() on machines that don't (yet)alc2008-05-091-0/+10
* - Add an integer argument to idle to indicate how likely we are to wakejeff2008-04-251-1/+8
* On the AT91, we need to write on the EOI register after we handle ancognet2008-04-201-1/+3
* - Add the interrupt vector number to intr_event_create so MI code canjeff2008-04-111-1/+1
* Remove some long-dead codekevlo2008-04-082-42/+0
* Add a MI intr_event_handle() routine for the non-INTR_FILTER case. Thisjhb2008-04-051-43/+3
* Make kernel.tramp build properly on ARM9E.raj2008-04-041-0/+2
* Now really add the bus_space_generic.c file...raj2008-04-031-0/+146
* Take the first baby step towards unifying and cleaning up arminit():imp2008-04-031-0/+57
* We need to prototype _start() as well, as we use it to test if we're runningcognet2008-03-221-0/+1
* Simplify the interrupt code a bit:jhb2008-03-171-28/+4
* In keeping with style(9)'s recommendations on macros, use a ';'rwatson2008-03-162-2/+2
* Add preliminary support for binding interrupts to CPUs:jhb2008-03-141-2/+2
* Respect RF_SHAREABLE flag in ARM nexus_setup_intr()raj2008-03-121-0/+3
* Improve ARM bus_dmamap_load_buffer() error handling.raj2008-03-121-2/+4
* Remove kernel support for M:N threading.jeff2008-03-121-12/+0
* MFi386:cognet2008-03-061-1/+3
* Remove unused pv_list_count from the vm_page, and pm_count from the structcognet2008-03-061-4/+0
* ARM locore cosmetics.raj2008-02-051-10/+6
* Improve ARM_TP_ADDRESS and RAS area.raj2008-02-052-2/+4
* Bring in the nice work from Mark Tinguely on arm pmap.cognet2008-01-311-413/+177
* Add a wrapper function that bound checks writes to the dump device.ru2008-01-281-6/+6
* Unbreak build by adding the missing parameter to pmap_enter().cognet2008-01-171-1/+2
OpenPOWER on IntegriCloud