index
:
FreeBSD-src
RELENG_2_2
RELENG_2_3
RELENG_2_3_0
RELENG_2_3_1
RELENG_2_3_2
RELENG_2_3_3
RELENG_2_3_4
RELENG_2_4
RELENG_2_4_4
RELENG_2_4_OLD
devel
devel-11
releng/10.1
releng/10.3
releng/11.0
releng/11.1
stable/10
stable/11
Raptor Engineering's fork of pfsense FreeBSD src with pfSense changes
Raptor Engineering, LLC
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
sys
/
amd64
/
vmm
/
vmm_instruction_emul.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
Add support for emulating the byte move and sign extend instructions:
tychon
2014-04-15
1
-5
/
+37
*
Add support for FreeBSD/i386 guests under bhyve.
jhb
2014-02-05
1
-25
/
+77
*
Add support for emulating the byte move and zero extend instructions:
tychon
2014-02-05
1
-0
/
+91
*
Remove unnecessary includes of <machine/pmap.h>
neel
2013-10-29
1
-1
/
+0
*
Merge projects/bhyve_npt_pmap into head.
neel
2013-10-05
1
-13
/
+15
*
Fix a bug in decoding an instruction that has an SIB byte as well as an
neel
2013-09-17
1
-6
/
+6
*
Add support for emulating the byte move instruction "mov r/m8, r8".
neel
2013-08-27
1
-2
/
+10
*
Add support for emulation of the "or r/m, imm8" instruction.
neel
2013-07-23
1
-3
/
+60
*
Verify that all bytes in the instruction buffer are consumed during decoding.
neel
2013-07-03
1
-0
/
+16
*
Switch to standard copyright license text
emaste
2013-05-02
1
-2
/
+2
*
Add RIP-relative addressing to the instruction decoder.
grehan
2013-04-25
1
-33
/
+29
*
Allow caller to skip 'guest linear address' validation when doing instruction
neel
2013-03-28
1
-5
/
+4
*
Add emulation support for instruction "88/r: mov r/m8, r8".
neel
2013-01-30
1
-0
/
+58
*
Properly screen for the AND 0x81 instruction from the set
grehan
2012-11-30
1
-0
/
+7
*
Remove debug printf.
grehan
2012-11-29
1
-1
/
+0
*
Add support for the 0x81 AND instruction, now generated
grehan
2012-11-29
1
-0
/
+29
*
Revamp the x86 instruction emulation in bhyve.
neel
2012-11-28
1
-49
/
+432
*
Get rid of assumptions in the hypervisor that the host physical memory
neel
2012-10-03
1
-2
/
+3
*
Intel VT-x provides the length of the instruction at the time of the nested
neel
2012-09-27
1
-8
/
+14
*
Add support for trapping MMIO writes to local apic registers and emulating them.
neel
2012-09-25
1
-0
/
+385