summaryrefslogtreecommitdiffstats
path: root/sys/amd64/include
Commit message (Expand)AuthorAgeFilesLines
* Fix "MOVS" instruction memory to MMIO emulation. Currently updates totychon2015-04-011-1/+1
* When fetching an instruction in non-64bit mode, consider the value of thetychon2015-03-241-0/+1
* Use VT-d interrupt remapping block (IR) to perform FSB messageskib2015-03-191-0/+2
* Use lapic_ipi_alloc() to dynamically allocate IPI slots needed by bhyve whenneel2015-03-141-0/+1
* Add x2APIC support. Enable it by default if CPU is capable. Thekib2015-02-091-0/+10
* Generalized parts of the XEN timer code into a generic pvclockbryanv2015-02-041-0/+6
* MOVS instruction emulation.neel2015-01-191-1/+5
* Simplify instruction restart logic in bhyve.neel2015-01-181-1/+3
* loader: implement multiboot support for Xen Dom0royger2015-01-151-0/+1
* 'struct vm_exception' was intended to be used only as the collateral for theneel2015-01-132-2/+6
* Revert r276600: PHYS_TO_DMAP_RAW() and DMAP_TO_PHYS_RAW() are nokib2015-01-121-4/+2
* For x86, read MAXPHYADDR, defined in SDM vol 3 4.1.4 Enumeration of Pagingkib2015-01-121-0/+1
* Factor out duplicated code from dumpsys() on each architecture into genericmarkj2015-01-071-0/+6
* For /dev/mem and /dev/kmem accesses, avoid asserting that addresseskib2015-01-031-2/+4
* The physical memory allocator supports the use of distinct free lists foralc2014-12-311-6/+14
* Replace bhyve's minimal RTC emulation with a fully featured one in vmm.ko.neel2014-12-302-0/+24
* Allow ktr(4) tracing of all guest exceptions via the tunableneel2014-12-231-0/+2
* Revert r274772: it is not valid on MIPSemaste2014-11-251-1/+1
* Use canonical __PIC__ flagemaste2014-11-211-1/+1
* Extend earlier addition of stack frames to most of support.S. This makesscottl2014-11-131-0/+10
* Add workaround for vt efifb's early use of PHYS_TO_DMAPemaste2014-11-111-1/+7
* Rework virtual machine hypervisor detection.jhb2014-10-281-0/+2
* Move the ACPI PM timer emulation into vmm.ko.neel2014-10-261-0/+1
* amd64: make uiomove_fromphys functional for pages not mapped by the DMAProyger2014-10-242-2/+14
* xen: implement the privcmd user-space deviceroyger2014-10-221-0/+22
* IFC @r272887neel2014-10-103-2/+5
|\
| * Pass up the error status of minidumpsys() to its callers.markj2014-10-081-1/+1
| * Add an argument to the x86 pmap_invalidate_cache_range() to requestkib2014-10-081-1/+2
| * Inject #UD into the guest when it executes either 'MONITOR' or 'MWAIT'.neel2014-10-061-0/+2
| * Restructure the MSR handling so it is entirely handled by processor-specificneel2014-09-201-1/+0
* | IFC r271888.neel2014-09-201-1/+0
* | IFC @r271694neel2014-09-177-11/+28
|\ \ | |/
| * Optimize the common case of injecting an interrupt into a vcpu after a HLTneel2014-09-121-0/+1
| * Create a separate structure for per-CPU state saved across suspend andjhb2014-09-062-5/+10
| * - Move prototypes for various functions into out of C files and intojhb2014-09-041-0/+3
| * - Add a new structure type for the ACPI 3.0 SMAP entry that includes thejhb2014-08-291-0/+8
| * Change __inline style to be consistent with FreeBSD usage,grehan2014-08-241-4/+4
| * Bump MAXCPU on amd64 from 64 to 256. In practice APIC only permits 255jhb2014-08-201-1/+1
| * Increase max number of physical segments on amd64 to 63.kib2014-08-201-1/+1
* | Set the 'vmexit->inst_length' field properly depending on the type of theneel2014-09-141-0/+9
* | AMD processors that have the SVM decode assist capability will store theneel2014-09-131-1/+1
|/
* Merge all MD sf_buf allocators into one MI, residing in kern/subr_sfbuf.cglebius2014-08-051-21/+2
* If a vcpu has issued a HLT instruction with interrupts disabled then it sleepsneel2014-07-261-0/+8
* Fix fault injection in bhyve.neel2014-07-241-6/+32
* Emulate instructions emitted by OpenBSD/i386 version 5.5:neel2014-07-232-2/+34
* Handle nested exceptions in bhyve.neel2014-07-192-6/+46
* Add emulation for legacy x86 task switching mechanism.neel2014-07-161-0/+23
* Add support for operand size and address size override prefixes in bhyve'sneel2014-07-152-7/+11
* Accurately identify the vcpu's operating mode as 64-bit, compatibility,neel2014-07-081-0/+2
* Add FPU_KERN_KTHR flag to fpu_kern_enter(9), which avoids saving FPUkib2014-06-231-0/+1
OpenPOWER on IntegriCloud