index
:
FreeBSD-src
RELENG_2_2
RELENG_2_3
RELENG_2_3_0
RELENG_2_3_1
RELENG_2_3_2
RELENG_2_3_3
RELENG_2_3_4
RELENG_2_4
RELENG_2_4_4
RELENG_2_4_OLD
devel
devel-11
releng/10.1
releng/10.3
releng/11.0
releng/11.1
stable/10
stable/11
Raptor Engineering's fork of pfsense FreeBSD src with pfSense changes
Raptor Engineering, LLC
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
sys
/
amd64
/
include
/
specialreg.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
Copy i386 specialreg.h to x86 and merge with amd64 specialreg.h. Replace
tijl
2012-03-19
1
-594
/
+3
*
Add definitions related to XCR0.
kib
2012-01-17
1
-0
/
+13
*
Update CPUID bits to reflect AMD Bulldozer and Intel Sandy Bridge features.
jkim
2011-05-17
1
-1
/
+12
*
prepare code that does topology detection for amd cpus for bulldozer
avg
2011-05-06
1
-0
/
+2
*
Define "Hypervisor Present" bit. This bit is used by several hypervisors to
jkim
2011-04-28
1
-0
/
+1
*
Add definitions for CPUID instruction 6, ECX information.
jkim
2011-04-12
1
-0
/
+6
*
specialreg.h: add definitions for some useful bits found in CPUID.6 EAX and ECX
avg
2010-11-23
1
-0
/
+9
*
specialreg.h: add definitions for MPERF/APERF pair of MSRs
avg
2010-11-19
1
-0
/
+2
*
specialreg.h: add AMD-specific "Hardware Configuration Register" MSR
avg
2010-11-19
1
-0
/
+1
*
specialreg.h: add definition for AMD Core Performance Boost bit
avg
2010-11-19
1
-0
/
+1
*
Display PCID capability of CPU and add CPUID define for it.
kib
2010-10-05
1
-0
/
+1
*
Improve cputemp(4) driver wrt newer Intel processors, especially
delphij
2010-07-29
1
-0
/
+1
*
The corrected error count field is dependent on CMCI, not TES.
jhb
2010-07-28
1
-3
/
+3
*
Add support for corrected machine check interrupts. CMCI is a new local
jhb
2010-05-24
1
-1
/
+1
*
Add definitions for Intel AESNI CPUID bits and print the capabilities
kib
2010-05-05
1
-0
/
+2
*
Remove unneeded type specifiers from 64-bit constants. The compiler
jhb
2010-03-22
1
-30
/
+30
*
I am told by AMD that the machine check hardware on the instruction TLB
alc
2010-03-21
1
-1
/
+0
*
- Extend the machine check record structure to include several fields useful
jhb
2010-03-16
1
-0
/
+12
*
Implement AMD's recommended workaround for Erratum 383 on Family 10h
alc
2010-03-09
1
-0
/
+2
*
x86 cpu features: add MOVBE reporting and flag
avg
2009-11-30
1
-0
/
+1
*
Consolidate CPUID to CPU family/model macros for amd64 and i386 to reduce
jkim
2009-09-10
1
-2
/
+2
*
Implement simple machine check support for amd64 and i386.
jhb
2009-05-13
1
-0
/
+28
*
- Add support for cpuid leaf 0xb. This allows us to determine the
jeff
2009-04-29
1
-0
/
+7
*
Add basic amd64 support for VIA Nano processors.
jkim
2009-01-12
1
-0
/
+36
*
Add Centaur/IDT/VIA vendor ID for Nano family, which has long mode support.
jkim
2009-01-05
1
-0
/
+1
*
Add more CPUID bits from AMD CPUID Specification Rev. 2.28.
jkim
2008-12-12
1
-0
/
+8
*
Introduce cpu_vendor_id and replace a lot of strcmp(cpu_vendor, "...").
jkim
2008-11-26
1
-2
/
+2
*
Simplify AMD64_CPU_MODEL() and AMD64_CPU_FAMILY() macros as the base family
jkim
2008-10-22
1
-4
/
+2
*
Set kern.timecounter.invariant_tsc to 1 for AMD CPU family 10h and higher
jkim
2008-10-22
1
-0
/
+17
*
Detect Advanced Power Management Information for AMD CPUs.
jkim
2008-10-21
1
-0
/
+13
*
- Add cpuctl(4) pseudo-device driver to provide access to some low-level
stas
2008-08-08
1
-0
/
+7
*
The variable MTRR registers actually have variable-sized PhysBase and
jhb
2008-03-12
1
-2
/
+2
*
Add constants for the various fields in MTRR registers.
jhb
2008-03-11
1
-0
/
+15
*
Add a few more CPUID feature bits while here. We don't support these
das
2008-02-02
1
-0
/
+2
*
SSE4 CPUID bits
das
2008-02-02
1
-0
/
+3
*
Recognize architectural support for 1GB virtual pages.
alc
2007-12-08
1
-0
/
+1
*
Add a driver for the on-die digital thermal sensor found on Intel Core
des
2007-08-15
1
-0
/
+1
*
Add CPUID2_PDCM
des
2007-05-31
1
-0
/
+1
*
- Add macros for newly added CPUID bits in the corresponding header files.
jkim
2007-03-20
1
-0
/
+2
*
Add another CPUID for AMD CPUs and fix style(9) while I am here.
jkim
2007-03-12
1
-82
/
+83
*
Add SSSE3 extensions and correct CNXT-ID spelling for Intel processors.
jkim
2007-01-09
1
-1
/
+2
*
Sync specialreg.h changes between amd64 and i386 with few fixes.
jkim
2006-07-13
1
-2
/
+5
*
Add two new CPUID bits for AMD CPUs, i. e., SVM and extended APIC register.
jkim
2006-07-12
1
-0
/
+2
*
Add various constants for the PAT MSR and the PAT PTE and PDE flags.
jhb
2006-05-01
1
-0
/
+12
*
Correct few MSR addresses.
jkim
2005-10-15
1
-8
/
+8
*
- Print number of physical/logical cores and more CPUID info.
jkim
2005-10-14
1
-0
/
+14
*
Initial PG_NX support (no-execute page bit)
peter
2004-06-08
1
-0
/
+16
*
Remove advertising clause from University of California Regent's license,
imp
2004-04-05
1
-4
/
+0
*
MFi386: add THERMTRIP msr values
peter
2004-01-28
1
-0
/
+3
*
Cosmetic and/or trivial sync up with i386.
peter
2003-11-21
1
-3
/
+3
[next]