summaryrefslogtreecommitdiffstats
path: root/sys/x86/xen
diff options
context:
space:
mode:
authorroyger <royger@FreeBSD.org>2014-06-16 08:41:57 +0000
committerroyger <royger@FreeBSD.org>2014-06-16 08:41:57 +0000
commit6a8d0be3956efd157e8cae29391bc54ab94faaec (patch)
tree62dc28f7936f8db48b76c4ec489ae13e34db95f0 /sys/x86/xen
parente2a9bb78eb901f3651bbc6727d68b95435741eb6 (diff)
downloadFreeBSD-src-6a8d0be3956efd157e8cae29391bc54ab94faaec.zip
FreeBSD-src-6a8d0be3956efd157e8cae29391bc54ab94faaec.tar.gz
xen: fix style in pv.c
Fix the lenght of some comments, and also add proper indentation to xen_init_ops Sponsored by: Citrix Systems R&D Approved by: gibbs
Diffstat (limited to 'sys/x86/xen')
-rw-r--r--sys/x86/xen/pv.c25
1 files changed, 17 insertions, 8 deletions
diff --git a/sys/x86/xen/pv.c b/sys/x86/xen/pv.c
index fa36f3a..263e2113 100644
--- a/sys/x86/xen/pv.c
+++ b/sys/x86/xen/pv.c
@@ -93,12 +93,12 @@ extern char *bootSTK;
/*-------------------------------- Global Data -------------------------------*/
/* Xen init_ops implementation. */
struct init_ops xen_init_ops = {
- .parse_preload_data = xen_pv_parse_preload_data,
- .early_clock_source_init = xen_clock_init,
- .early_delay = xen_delay,
- .parse_memmap = xen_pv_parse_memmap,
+ .parse_preload_data = xen_pv_parse_preload_data,
+ .early_clock_source_init = xen_clock_init,
+ .early_delay = xen_delay,
+ .parse_memmap = xen_pv_parse_memmap,
#ifdef SMP
- .start_all_aps = xen_pv_start_all_aps,
+ .start_all_aps = xen_pv_start_all_aps,
#endif
};
@@ -155,15 +155,24 @@ hammer_time_xen(start_info_t *si, uint64_t xenstack)
* by the boot trampoline).
*/
for (i = 0; i < (PAGE_SIZE / sizeof(uint64_t)); i++) {
- /* Each slot of the level 4 pages points to the same level 3 page */
+ /*
+ * Each slot of the level 4 pages points
+ * to the same level 3 page
+ */
PT4[i] = ((uint64_t)&PT3[0]) - KERNBASE;
PT4[i] |= PG_V | PG_RW | PG_U;
- /* Each slot of the level 3 pages points to the same level 2 page */
+ /*
+ * Each slot of the level 3 pages points
+ * to the same level 2 page
+ */
PT3[i] = ((uint64_t)&PT2[0]) - KERNBASE;
PT3[i] |= PG_V | PG_RW | PG_U;
- /* The level 2 page slots are mapped with 2MB pages for 1GB. */
+ /*
+ * The level 2 page slots are mapped with
+ * 2MB pages for 1GB.
+ */
PT2[i] = i * (2 * 1024 * 1024);
PT2[i] |= PG_V | PG_RW | PG_PS | PG_U;
}
OpenPOWER on IntegriCloud