summaryrefslogtreecommitdiffstats
path: root/sys/pci
diff options
context:
space:
mode:
authoryongari <yongari@FreeBSD.org>2011-01-10 23:28:46 +0000
committeryongari <yongari@FreeBSD.org>2011-01-10 23:28:46 +0000
commiteddf4ff0094898fc3322a2f40652ad8d20d8b85b (patch)
tree90849b0083d19d6c73d3478fc6d00eb3d6d5cc48 /sys/pci
parent769825141b6c7597dfb600e8f59ad6edb68db052 (diff)
downloadFreeBSD-src-eddf4ff0094898fc3322a2f40652ad8d20d8b85b.zip
FreeBSD-src-eddf4ff0094898fc3322a2f40652ad8d20d8b85b.tar.gz
Implement TSO on RealTek RTL8168/8111 C or later controllers.
RealTek changed TX descriptor format for later controllers so these controllers require MSS configuration in different location of TX descriptor. TSO is enabled by default for controllers that use new descriptor format. For old controllers, TSO is still disabled by default due to broken frames under certain conditions but users can enable it. Special thanks to Hayes Wang at RealTek. MFC after: 2 weeks
Diffstat (limited to 'sys/pci')
-rw-r--r--sys/pci/if_rlreg.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/sys/pci/if_rlreg.h b/sys/pci/if_rlreg.h
index 9de7217..d7ffd40 100644
--- a/sys/pci/if_rlreg.h
+++ b/sys/pci/if_rlreg.h
@@ -657,6 +657,8 @@ struct rl_desc {
#define RL_TDESC_CMD_UDPCSUMV2 0x80000000
#define RL_TDESC_CMD_TCPCSUMV2 0x40000000
#define RL_TDESC_CMD_IPCSUMV2 0x20000000
+#define RL_TDESC_CMD_MSSVALV2 0x1FFC0000
+#define RL_TDESC_CMD_MSSVALV2_SHIFT 18
/*
* Error bits are valid only on the last descriptor of a frame
OpenPOWER on IntegriCloud