summaryrefslogtreecommitdiffstats
path: root/sys/arm/at91/if_atereg.h
diff options
context:
space:
mode:
authorimp <imp@FreeBSD.org>2006-09-07 21:50:01 +0000
committerimp <imp@FreeBSD.org>2006-09-07 21:50:01 +0000
commit423b53ad2f9481c4fcd10a06c6d25126976dcf10 (patch)
tree5641648d4abf630ef9595715fec5c8c2e22e823b /sys/arm/at91/if_atereg.h
parent0a0c0e69a8b3191ef395c191f4667746e8f79f90 (diff)
downloadFreeBSD-src-423b53ad2f9481c4fcd10a06c6d25126976dcf10.zip
FreeBSD-src-423b53ad2f9481c4fcd10a06c6d25126976dcf10.tar.gz
MFp4: berndt pointed me at an errata that shows that the stat register
offsets were originally documented incorrectly. This fixes that. It shouldn't affect anything other than error stat reporting.
Diffstat (limited to 'sys/arm/at91/if_atereg.h')
-rw-r--r--sys/arm/at91/if_atereg.h18
1 files changed, 9 insertions, 9 deletions
diff --git a/sys/arm/at91/if_atereg.h b/sys/arm/at91/if_atereg.h
index 00fc507..5c9086a 100644
--- a/sys/arm/at91/if_atereg.h
+++ b/sys/arm/at91/if_atereg.h
@@ -52,15 +52,15 @@
#define ETH_DTE 0x58 /* Deferred Transmittion Frame Reg */
#define ETH_LCOL 0x5c /* Late Collision Register */
#define ETH_ECOL 0x60 /* Excessive Collision Register */
-#define ETH_CSE 0x64 /* Carrier Sense Error Register */
-#define ETH_TUE 0x68 /* Transmit Underrun Error Register */
-#define ETH_CDE 0x6c /* Code Error Register */
-#define ETH_ELR 0x70 /* Excessive Length Error Register */
-#define ETH_RJB 0x74 /* Receive Jabber Register */
-#define ETH_USF 0x78 /* Undersize Frame Register */
-#define ETH_SQEE 0x7c /* SQE Test Error Register */
-#define ETH_DRFC 0x80 /* Discarded RX Frame Register */
- /* 0x84 reserved */
+#define ETH_TUE 0x64 /* Transmit Underrun Error Register */
+#define ETH_CSE 0x68 /* Carrier Sense Error Register */
+#define ETH_DRFC 0x6c /* Discarded RX Frame Register */
+#define ETH_ROV 0x68 /* Receive Overrun Register */
+#define ETH_CDE 0x64 /* Code Error Register */
+#define ETH_ELR 0x78 /* Excessive Length Error Register */
+#define ETH_RJB 0x7c /* Receive Jabber Register */
+#define ETH_USF 0x80 /* Undersize Frame Register */
+#define ETH_SQEE 0x84 /* SQE Test Error Register */
/* 0x88 reserved */
/* 0x8c reserved */
#define ETH_HSH 0x90 /* EMAC Hash Address High [63:32] */
OpenPOWER on IntegriCloud