summaryrefslogtreecommitdiffstats
path: root/sys/arm/at91/at91rm9200.c
diff options
context:
space:
mode:
authorimp <imp@FreeBSD.org>2012-07-10 19:48:42 +0000
committerimp <imp@FreeBSD.org>2012-07-10 19:48:42 +0000
commite53b15fec4f29448c20344519738f28e159da1cc (patch)
treed4283220e00d2f4182ea1634f1aa8a042e281ca5 /sys/arm/at91/at91rm9200.c
parent26b7689ce198c9a52a53994db16f1023ce8db769 (diff)
downloadFreeBSD-src-e53b15fec4f29448c20344519738f28e159da1cc.zip
FreeBSD-src-e53b15fec4f29448c20344519738f28e159da1cc.tar.gz
Go ahead and disable the interrupts for the DBGU the boot loader may
have left enabled after we detect the CPU, and remove the multiplely copied code from the SoC modules.
Diffstat (limited to 'sys/arm/at91/at91rm9200.c')
-rw-r--r--sys/arm/at91/at91rm9200.c8
1 files changed, 0 insertions, 8 deletions
diff --git a/sys/arm/at91/at91rm9200.c b/sys/arm/at91/at91rm9200.c
index a3ceec4..1d7215c 100644
--- a/sys/arm/at91/at91rm9200.c
+++ b/sys/arm/at91/at91rm9200.c
@@ -50,7 +50,6 @@ struct at91rm92_softc {
bus_space_handle_t sc_sh;
bus_space_handle_t sc_sys_sh;
bus_space_handle_t sc_aic_sh;
- bus_space_handle_t sc_dbg_sh;
bus_space_handle_t sc_matrix_sh;
};
/*
@@ -194,10 +193,6 @@ at91_attach(device_t dev)
AT91RM92_SYS_SIZE, &sc->sc_sys_sh) != 0)
panic("Enable to map system registers");
- if (bus_space_subregion(sc->sc_st, sc->sc_sh, AT91RM92_DBGU_BASE,
- AT91RM92_DBGU_SIZE, &sc->sc_dbg_sh) != 0)
- panic("Enable to map DBGU registers");
-
if (bus_space_subregion(sc->sc_st, sc->sc_sh, AT91RM92_AIC_BASE,
AT91RM92_AIC_SIZE, &sc->sc_aic_sh) != 0)
panic("Enable to map system registers");
@@ -229,9 +224,6 @@ at91_attach(device_t dev)
/* Disable all interrupts for the SDRAM controller */
bus_space_write_4(sc->sc_st, sc->sc_sys_sh, 0xfa8, 0xffffffff);
- /* Disable all interrupts for DBGU */
- bus_space_write_4(sc->sc_st, sc->sc_dbg_sh, 0x0c, 0xffffffff);
-
/* Update USB device port clock info */
clk = at91_pmc_clock_ref("udpck");
clk->pmc_mask = PMC_SCER_UDP;
OpenPOWER on IntegriCloud