diff options
author | cognet <cognet@FreeBSD.org> | 2010-07-14 00:48:53 +0000 |
---|---|---|
committer | cognet <cognet@FreeBSD.org> | 2010-07-14 00:48:53 +0000 |
commit | 9de4c6a9a1c39daabb84260eb8a8e4462290febe (patch) | |
tree | ec1c5e565c6153af8cb5a3611ba70ac768aa6521 /sys/arm/at91/at91_pmcreg.h | |
parent | 2c68ec74a2e424c0c71c8da31650a45909f8222a (diff) | |
download | FreeBSD-src-9de4c6a9a1c39daabb84260eb8a8e4462290febe.zip FreeBSD-src-9de4c6a9a1c39daabb84260eb8a8e4462290febe.tar.gz |
Import preliminary support for Atmel AT91SAM9G20 cpu, and the Hot-e HL201.
This fine work was done by Yohanes Nugroho <yohanes a gmail dot com>
Many thanks to John Nicholls and Thinlinx for providing sample hardware.
Diffstat (limited to 'sys/arm/at91/at91_pmcreg.h')
-rw-r--r-- | sys/arm/at91/at91_pmcreg.h | 16 |
1 files changed, 16 insertions, 0 deletions
diff --git a/sys/arm/at91/at91_pmcreg.h b/sys/arm/at91/at91_pmcreg.h index dd1ca40..54de9f4 100644 --- a/sys/arm/at91/at91_pmcreg.h +++ b/sys/arm/at91/at91_pmcreg.h @@ -58,6 +58,21 @@ #define PMC_SR 0x68 /* Status Register */ #define PMC_IMR 0x6c /* Interrupt Mask Register */ +#ifdef AT91SAM9G20 +/* PMC Specific AT91SAM9G20 */ + +/* PMC System Clock Enable Register */ +/* PMC System Clock Disable Register */ +/* PMC System Clock StatusRegister */ +#define PMC_SCER_UHP (1UL << 6) /* UHP: USB Host Port Clock Enable */ +#define PMC_SCER_UDP (1UL << 7) /* UDP: USB Device Port Clock Enable */ +#define PMC_SCER_PCK0 (1UL << 8) /* PCK0: Programmable Clock out en */ +#define PMC_SCER_PCK1 (1UL << 9) /* PCK1: Programmable Clock out en */ +#define PMC_SCER_PCK2 (1UL << 10) /* PCK2: Programmable Clock out en */ +#define PMC_SCER_PCK3 (1UL << 11) /* PCK3: Programmable Clock out en */ + +#else + /* PMC System Clock Enable Register */ /* PMC System Clock Disable Register */ /* PMC System Clock StatusRegister */ @@ -70,6 +85,7 @@ #define PMC_SCER_PCK2 (1UL << 11) /* PCK2: Programmable Clock out en */ #define PMC_SCER_PCK3 (1UL << 12) /* PCK3: Programmable Clock out en */ +#endif /* AT91SAM9G20 */ /* PMC Peripheral Clock Enable Register */ /* PMC Peripheral Clock Disable Register */ /* PMC Peripheral Clock Status Register */ |