diff options
| author | dim <dim@FreeBSD.org> | 2016-12-26 20:36:37 +0000 |
|---|---|---|
| committer | dim <dim@FreeBSD.org> | 2016-12-26 20:36:37 +0000 |
| commit | 06210ae42d418d50d8d9365d5c9419308ae9e7ee (patch) | |
| tree | ab60b4cdd6e430dda1f292a46a77ddb744723f31 /contrib/llvm/lib/Target/Lanai/LanaiFrameLowering.cpp | |
| parent | 2dd166267f53df1c3748b4325d294b9b839de74b (diff) | |
| download | FreeBSD-src-06210ae42d418d50d8d9365d5c9419308ae9e7ee.zip FreeBSD-src-06210ae42d418d50d8d9365d5c9419308ae9e7ee.tar.gz | |
MFC r309124:
Upgrade our copies of clang, llvm, lldb, compiler-rt and libc++ to 3.9.0
release, and add lld 3.9.0. Also completely revamp the build system for
clang, llvm, lldb and their related tools.
Please note that from 3.5.0 onwards, clang, llvm and lldb require C++11
support to build; see UPDATING for more information.
Release notes for llvm, clang and lld are available here:
<http://llvm.org/releases/3.9.0/docs/ReleaseNotes.html>
<http://llvm.org/releases/3.9.0/tools/clang/docs/ReleaseNotes.html>
<http://llvm.org/releases/3.9.0/tools/lld/docs/ReleaseNotes.html>
Thanks to Ed Maste, Bryan Drewery, Andrew Turner, Antoine Brodin and Jan
Beich for their help.
Relnotes: yes
MFC r309147:
Pull in r282174 from upstream llvm trunk (by Krzysztof Parzyszek):
[PPC] Set SP after loading data from stack frame, if no red zone is
present
Follow-up to r280705: Make sure that the SP is only restored after
all data is loaded from the stack frame, if there is no red zone.
This completes the fix for
https://llvm.org/bugs/show_bug.cgi?id=26519.
Differential Revision: https://reviews.llvm.org/D24466
Reported by: Mark Millard
PR: 214433
MFC r309149:
Pull in r283060 from upstream llvm trunk (by Hal Finkel):
[PowerPC] Refactor soft-float support, and enable PPC64 soft float
This change enables soft-float for PowerPC64, and also makes
soft-float disable all vector instruction sets for both 32-bit and
64-bit modes. This latter part is necessary because the PPC backend
canonicalizes many Altivec vector types to floating-point types, and
so soft-float breaks scalarization support for many operations. Both
for embedded targets and for operating-system kernels desiring
soft-float support, it seems reasonable that disabling hardware
floating-point also disables vector instructions (embedded targets
without hardware floating point support are unlikely to have Altivec,
etc. and operating system kernels desiring not to use floating-point
registers to lower syscall cost are unlikely to want to use vector
registers either). If someone needs this to work, we'll need to
change the fact that we promote many Altivec operations to act on
v4f32. To make it possible to disable Altivec when soft-float is
enabled, hardware floating-point support needs to be expressed as a
positive feature, like the others, and not a negative feature,
because target features cannot have dependencies on the disabling of
some other feature. So +soft-float has now become -hard-float.
Fixes PR26970.
Pull in r283061 from upstream clang trunk (by Hal Finkel):
[PowerPC] Enable soft-float for PPC64, and +soft-float -> -hard-float
Enable soft-float support on PPC64, as the backend now supports it.
Also, the backend now uses -hard-float instead of +soft-float, so set
the target features accordingly.
Fixes PR26970.
Reported by: Mark Millard
PR: 214433
MFC r309212:
Add a few missed clang 3.9.0 files to OptionalObsoleteFiles.
MFC r309262:
Fix packaging for clang, lldb and lld 3.9.0
During the upgrade of clang/llvm etc to 3.9.0 in r309124, the PACKAGE
directive in the usr.bin/clang/*.mk files got dropped accidentally.
Restore it, with a few minor changes and additions:
* Correct license in clang.ucl to NCSA
* Add PACKAGE=clang for clang and most of the "ll" tools
* Put lldb in its own package
* Put lld in its own package
Reviewed by: gjb, jmallett
Differential Revision: https://reviews.freebsd.org/D8666
MFC r309656:
During the bootstrap phase, when building the minimal llvm library on
PowerPC, add lib/Support/Atomic.cpp. This is needed because upstream
llvm revision r271821 disabled the use of std::call_once, which causes
some fallback functions from Atomic.cpp to be used instead.
Reported by: Mark Millard
PR: 214902
MFC r309835:
Tentatively apply https://reviews.llvm.org/D18730 to work around gcc PR
70528 (bogus error: constructor required before non-static data member).
This should fix buildworld with the external gcc package.
Reported by: https://jenkins.freebsd.org/job/FreeBSD_HEAD_amd64_gcc/
MFC r310194:
Upgrade our copies of clang, llvm, lld, lldb, compiler-rt and libc++ to
3.9.1 release.
Please note that from 3.5.0 onwards, clang, llvm and lldb require C++11
support to build; see UPDATING for more information.
Release notes for llvm, clang and lld will be available here:
<http://releases.llvm.org/3.9.1/docs/ReleaseNotes.html>
<http://releases.llvm.org/3.9.1/tools/clang/docs/ReleaseNotes.html>
<http://releases.llvm.org/3.9.1/tools/lld/docs/ReleaseNotes.html>
Relnotes: yes
Diffstat (limited to 'contrib/llvm/lib/Target/Lanai/LanaiFrameLowering.cpp')
| -rw-r--r-- | contrib/llvm/lib/Target/Lanai/LanaiFrameLowering.cpp | 220 |
1 files changed, 220 insertions, 0 deletions
diff --git a/contrib/llvm/lib/Target/Lanai/LanaiFrameLowering.cpp b/contrib/llvm/lib/Target/Lanai/LanaiFrameLowering.cpp new file mode 100644 index 0000000..cb048d5 --- /dev/null +++ b/contrib/llvm/lib/Target/Lanai/LanaiFrameLowering.cpp @@ -0,0 +1,220 @@ +//===-- LanaiFrameLowering.cpp - Lanai Frame Information ------------------===// +// +// The LLVM Compiler Infrastructure +// +// This file is distributed under the University of Illinois Open Source +// License. See LICENSE.TXT for details. +// +//===----------------------------------------------------------------------===// +// +// This file contains the Lanai implementation of TargetFrameLowering class. +// +//===----------------------------------------------------------------------===// + +#include "LanaiFrameLowering.h" + +#include "LanaiInstrInfo.h" +#include "LanaiMachineFunctionInfo.h" +#include "LanaiSubtarget.h" +#include "llvm/CodeGen/MachineFrameInfo.h" +#include "llvm/CodeGen/MachineFunction.h" +#include "llvm/CodeGen/MachineInstrBuilder.h" +#include "llvm/CodeGen/MachineRegisterInfo.h" +#include "llvm/IR/Function.h" + +using namespace llvm; + +// Determines the size of the frame and maximum call frame size. +void LanaiFrameLowering::determineFrameLayout(MachineFunction &MF) const { + MachineFrameInfo *MFI = MF.getFrameInfo(); + const LanaiRegisterInfo *LRI = STI.getRegisterInfo(); + + // Get the number of bytes to allocate from the FrameInfo. + unsigned FrameSize = MFI->getStackSize(); + + // Get the alignment. + unsigned StackAlign = LRI->needsStackRealignment(MF) ? MFI->getMaxAlignment() + : getStackAlignment(); + + // Get the maximum call frame size of all the calls. + unsigned MaxCallFrameSize = MFI->getMaxCallFrameSize(); + + // If we have dynamic alloca then MaxCallFrameSize needs to be aligned so + // that allocations will be aligned. + if (MFI->hasVarSizedObjects()) + MaxCallFrameSize = alignTo(MaxCallFrameSize, StackAlign); + + // Update maximum call frame size. + MFI->setMaxCallFrameSize(MaxCallFrameSize); + + // Include call frame size in total. + if (!(hasReservedCallFrame(MF) && MFI->adjustsStack())) + FrameSize += MaxCallFrameSize; + + // Make sure the frame is aligned. + FrameSize = alignTo(FrameSize, StackAlign); + + // Update frame info. + MFI->setStackSize(FrameSize); +} + +// Iterates through each basic block in a machine function and replaces +// ADJDYNALLOC pseudo instructions with a Lanai:ADDI with the +// maximum call frame size as the immediate. +void LanaiFrameLowering::replaceAdjDynAllocPseudo(MachineFunction &MF) const { + const LanaiInstrInfo &LII = + *static_cast<const LanaiInstrInfo *>(STI.getInstrInfo()); + unsigned MaxCallFrameSize = MF.getFrameInfo()->getMaxCallFrameSize(); + + for (MachineFunction::iterator MBB = MF.begin(), E = MF.end(); MBB != E; + ++MBB) { + MachineBasicBlock::iterator MBBI = MBB->begin(); + while (MBBI != MBB->end()) { + MachineInstr &MI = *MBBI++; + if (MI.getOpcode() == Lanai::ADJDYNALLOC) { + DebugLoc DL = MI.getDebugLoc(); + unsigned Dst = MI.getOperand(0).getReg(); + unsigned Src = MI.getOperand(1).getReg(); + + BuildMI(*MBB, MI, DL, LII.get(Lanai::ADD_I_LO), Dst) + .addReg(Src) + .addImm(MaxCallFrameSize); + MI.eraseFromParent(); + } + } + } +} + +// Generates the following sequence for function entry: +// st %fp,-4[*%sp] !push old FP +// add %sp,8,%fp !generate new FP +// sub %sp,0x4,%sp !allocate stack space (as needed) +void LanaiFrameLowering::emitPrologue(MachineFunction &MF, + MachineBasicBlock &MBB) const { + assert(&MF.front() == &MBB && "Shrink-wrapping not yet supported"); + + MachineFrameInfo *MFI = MF.getFrameInfo(); + const LanaiInstrInfo &LII = + *static_cast<const LanaiInstrInfo *>(STI.getInstrInfo()); + MachineBasicBlock::iterator MBBI = MBB.begin(); + + // Debug location must be unknown since the first debug location is used + // to determine the end of the prologue. + DebugLoc DL; + + // Determine the correct frame layout + determineFrameLayout(MF); + + // FIXME: This appears to be overallocating. Needs investigation. + // Get the number of bytes to allocate from the FrameInfo. + unsigned StackSize = MFI->getStackSize(); + + // Push old FP + // st %fp,-4[*%sp] + BuildMI(MBB, MBBI, DL, LII.get(Lanai::SW_RI)) + .addReg(Lanai::FP) + .addReg(Lanai::SP) + .addImm(-4) + .addImm(LPAC::makePreOp(LPAC::ADD)) + .setMIFlag(MachineInstr::FrameSetup); + + // Generate new FP + // add %sp,8,%fp + BuildMI(MBB, MBBI, DL, LII.get(Lanai::ADD_I_LO), Lanai::FP) + .addReg(Lanai::SP) + .addImm(8) + .setMIFlag(MachineInstr::FrameSetup); + + // Allocate space on the stack if needed + // sub %sp,StackSize,%sp + if (StackSize != 0) { + BuildMI(MBB, MBBI, DL, LII.get(Lanai::SUB_I_LO), Lanai::SP) + .addReg(Lanai::SP) + .addImm(StackSize) + .setMIFlag(MachineInstr::FrameSetup); + } + + // Replace ADJDYNANALLOC + if (MFI->hasVarSizedObjects()) + replaceAdjDynAllocPseudo(MF); +} + +MachineBasicBlock::iterator LanaiFrameLowering::eliminateCallFramePseudoInstr( + MachineFunction & /*MF*/, MachineBasicBlock &MBB, + MachineBasicBlock::iterator I) const { + // Discard ADJCALLSTACKDOWN, ADJCALLSTACKUP instructions. + return MBB.erase(I); +} + +// The function epilogue should not depend on the current stack pointer! +// It should use the frame pointer only. This is mandatory because +// of alloca; we also take advantage of it to omit stack adjustments +// before returning. +// +// Note that when we go to restore the preserved register values we must +// not try to address their slots by using offsets from the stack pointer. +// That's because the stack pointer may have been moved during the function +// execution due to a call to alloca(). Rather, we must restore all +// preserved registers via offsets from the frame pointer value. +// +// Note also that when the current frame is being "popped" (by adjusting +// the value of the stack pointer) on function exit, we must (for the +// sake of alloca) set the new value of the stack pointer based upon +// the current value of the frame pointer. We can't just add what we +// believe to be the (static) frame size to the stack pointer because +// if we did that, and alloca() had been called during this function, +// we would end up returning *without* having fully deallocated all of +// the space grabbed by alloca. If that happened, and a function +// containing one or more alloca() calls was called over and over again, +// then the stack would grow without limit! +// +// RET is lowered to +// ld -4[%fp],%pc # modify %pc (two delay slots) +// as the return address is in the stack frame and mov to pc is allowed. +// emitEpilogue emits +// mov %fp,%sp # restore the stack pointer +// ld -8[%fp],%fp # restore the caller's frame pointer +// before RET and the delay slot filler will move RET such that these +// instructions execute in the delay slots of the load to PC. +void LanaiFrameLowering::emitEpilogue(MachineFunction & /*MF*/, + MachineBasicBlock &MBB) const { + MachineBasicBlock::iterator MBBI = MBB.getLastNonDebugInstr(); + const LanaiInstrInfo &LII = + *static_cast<const LanaiInstrInfo *>(STI.getInstrInfo()); + DebugLoc DL = MBBI->getDebugLoc(); + + // Restore the stack pointer using the callee's frame pointer value. + BuildMI(MBB, MBBI, DL, LII.get(Lanai::ADD_I_LO), Lanai::SP) + .addReg(Lanai::FP) + .addImm(0); + + // Restore the frame pointer from the stack. + BuildMI(MBB, MBBI, DL, LII.get(Lanai::LDW_RI), Lanai::FP) + .addReg(Lanai::FP) + .addImm(-8) + .addImm(LPAC::ADD); +} + +void LanaiFrameLowering::determineCalleeSaves(MachineFunction &MF, + BitVector &SavedRegs, + RegScavenger *RS) const { + TargetFrameLowering::determineCalleeSaves(MF, SavedRegs, RS); + + MachineFrameInfo *MFI = MF.getFrameInfo(); + const LanaiRegisterInfo *LRI = + static_cast<const LanaiRegisterInfo *>(STI.getRegisterInfo()); + int Offset = -4; + + // Reserve 4 bytes for the saved RCA + MFI->CreateFixedObject(4, Offset, true); + Offset -= 4; + + // Reserve 4 bytes for the saved FP + MFI->CreateFixedObject(4, Offset, true); + Offset -= 4; + + if (LRI->hasBasePointer(MF)) { + MFI->CreateFixedObject(4, Offset, true); + SavedRegs.reset(LRI->getBaseRegister()); + } +} |
