diff options
| author | adrian <adrian@FreeBSD.org> | 2015-03-04 03:51:54 +0000 |
|---|---|---|
| committer | adrian <adrian@FreeBSD.org> | 2015-03-04 03:51:54 +0000 |
| commit | bc2ba88d1cf22507277eb9632763d18e87f7a7d5 (patch) | |
| tree | 56ec465cdf02165d732d8cc29efa58bde79c4609 | |
| parent | 4c1d00d37740a78c37aa83cf1e991812a0b3c834 (diff) | |
| download | FreeBSD-src-bc2ba88d1cf22507277eb9632763d18e87f7a7d5.zip FreeBSD-src-bc2ba88d1cf22507277eb9632763d18e87f7a7d5.tar.gz | |
Add DDR flush registers for QCA955x.
| -rw-r--r-- | sys/mips/atheros/qca955xreg.h | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/sys/mips/atheros/qca955xreg.h b/sys/mips/atheros/qca955xreg.h index 905b296..555070d 100644 --- a/sys/mips/atheros/qca955xreg.h +++ b/sys/mips/atheros/qca955xreg.h @@ -198,4 +198,11 @@ #define QCA955X_PLL_VAL_100 0x00000101 #define QCA955X_PLL_VAL_10 0x00001616 +/* DDR block */ +#define QCA955X_DDR_REG_FLUSH_GE0 (AR71XX_APB_BASE + 0x9c) +#define QCA955X_DDR_REG_FLUSH_GE1 (AR71XX_APB_BASE + 0xa0) +#define QCA955X_DDR_REG_FLUSH_USB (AR71XX_APB_BASE + 0xa4) +#define QCA955X_DDR_REG_FLUSH_PCIE (AR71XX_APB_BASE + 0xa8) +#define QCA955X_DDR_REG_FLUSH_WMAC (AR71XX_APB_BASE + 0xac) + #endif /* __QCA955XREG_H__ */ |
