blob: a03a51c579604caa6b995c3b562c3cd93cb13986 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
# ex:ts=8
# Ports collection makefile for: gpl-cver
# Date created: May 13, 2005
# Whom: ijliao
#
# $FreeBSD$
#
PORTNAME= gplcver
PORTVERSION= 2.12.a
CATEGORIES= cad
MASTER_SITES= SF/${PORTNAME}/${PORTNAME}/${PORTVERSION:R}${PORTVERSION:E}/
DISTNAME= ${PORTNAME}-${PORTVERSION:R}${PORTVERSION:E}.src
MAINTAINER= ports@FreeBSD.org
COMMENT= A Verilog HDL simulator
USE_BZIP2= yes
BUILD_WRKSRC= ${WRKSRC}/src
USE_GMAKE= yes
MAKEFILE= makefile.freebsd
PLIST_FILES= bin/cver
.include <bsd.port.pre.mk>
do-install:
${INSTALL_PROGRAM} ${WRKSRC}/bin/cver ${PREFIX}/bin
.include <bsd.port.post.mk>
|
