blob: a6c1fe21d6e50653ded1fe295e91497741172b24 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
# Xilinx WebPack modelsim script
#
# cd C:/workspace/zpu/zpu/hdl/zpu4/src
# do simzpu_medium.do
set BreakOnAssertion 1
vlib work
vcom -93 -explicit zpu_config_trace.vhd
vcom -93 -explicit zpupkg.vhd
vcom -93 -explicit txt_util.vhd
vcom -93 -explicit sim_fpga_top.vhd
vcom -93 -explicit zpu_core.vhd
vcom -93 -explicit dram_hello.vhd
vcom -93 -explicit timer.vhd
vcom -93 -explicit io.vhd
vcom -93 -explicit trace.vhd
# run ZPU
vsim fpga_top
view wave
add wave -recursive fpga_top/zpu/*
#add wave -recursive fpga_top/*
view structure
#view signals
# Enough to run tiny programs
run 1000 ms
|
