blob: 0ae178628c9fc6fe9187997e72bdd37612ed3feb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
These files are provided as is under a FreeBSD license.
Patches most gratefully accepted to document this better.
These are parts of the VHDL code that went into ZY2000 that
can be used on other FPGA brands and with other parts than
went into ZY2000.
http://www.zylin.com/protoboard.htm
The long term plan is to split out these from the ZPU project
into a DDR controller and ARM7 wishbone bridge
project on OpenCores.org and document them.
Directories
===========
arm7 - ARM7 wishbone interface
ddsdram - a generic ddr ram controller. Implemented for Xilinx + mt46v16m16 but
can be adapted to other FPGA brands and DRAM chips
wishbone - atomic 32 bit wishbone access inside FPGA and in ARM7 SW, over a 16 bit CPU databus
|
