blob: f67ee5a3d2a4be48b314b64312806ad51b5fbf43 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
#
# $HeadURL: https://svn.fzd.de/repo/concast/FWF_Projects/FWKE/beam_position_monitor/hardware/board_sp605/simulation/Makefile $
# $Date$
# $Author$
# $Revision$
#
library = work
top = top
library_list = $(shell cut --field 1 --delimiter=" " --only-delimited vhdl_files.txt | uniq)
# http://sourceforge.net/projects/vmk/
VMK = vmk
all: compile simulate
compile: Makefile.msim
export ANAFLAGS="-quiet -2008"; \
make -f Makefile.msim | ccze -A
simulate:
export top=$(top); \
vsim -quiet -gui $(library).$(top) -do run.do -nowlfmcl -l transcript.log
clean:
rm -rf $(library)
rm -f transcript
rm -f *.wlf
rm -f wlf*
@#
make -f Makefile.msim clean
rm -f Makefile.msim
rm -f .stamp
for lib in $(library_list); do rm -rf $$lib; done
# default patterns
lib: $(library)
$(library):
vlib $(library)
# generate Makefile.msim with vmk
Makefile.msim: vhdl_files.txt lib
for lib in $(library_list); do vlib $$lib; done
$(VMK) -t modelsim -O -w $(library) -F vhdl_files.txt
|
