/zpu/hdl/zealot/fpga/xilinx-sp601-xc6slx16/synthesis_config/
../
top.prj
top.ut
top.xst
xilinx-sp601-xc6slx16.ucf