/zpu/hdl/zealot/fpga/avnet-eval-xc5vfx30t/synthesis_config/
../
avnet-eval-xc5vfx30t.ucf
top.prj
top.ut
top.xst