summaryrefslogtreecommitdiffstats
path: root/zpu/hdl/zealot/fpga/xilinx-sp601-xc6slx16/synthesis_config/top.ut
Commit message (Expand)AuthorAgeFilesLines
* add: GPIO module to zealot SoCBert Lange2011-10-251-30/+30
* add: ZPU reference designs for zealotBert Lange2011-10-131-0/+30
OpenPOWER on IntegriCloud