summaryrefslogtreecommitdiffstats
path: root/zpu/hdl/zealot/fpga/avnet-eval-xc5vfx30t/synthesis_config/top.prj
Commit message (Expand)AuthorAgeFilesLines
* add: GPIO module to zealot SoCBert Lange2011-10-251-0/+1
* add: one more ZPU reference design for zealotBert Lange2011-10-221-0/+18
OpenPOWER on IntegriCloud