summaryrefslogtreecommitdiffstats
path: root/zpu/hdl/example_medium/sim_fpga_top.vhd
Commit message (Expand)AuthorAgeFilesLines
* beautify indentationBert Lange2011-08-161-165/+174
* change: rename signal areset to resetBert Lange2011-08-021-1/+1
* whitespace fixes: use fromdos on all .vhd filesØyvind Harboe2011-03-011-185/+185
* I'm also attaching another patch which removes unisim/roc dependencyoharboe2008-06-181-7/+4
* * moved ZPU core files to seperate folderoharboe2008-05-041-0/+188
OpenPOWER on IntegriCloud