summaryrefslogtreecommitdiffstats
path: root/zpu/hdl/example/sim_small_fpga_top.vhd
Commit message (Collapse)AuthorAgeFilesLines
* beautify indentationBert Lange2011-08-161-159/+149
|
* change: rename signal areset to resetBert Lange2011-08-021-1/+1
|
* whitespace fixes: use fromdos on all .vhd filesØyvind Harboe2011-03-011-207/+207
| | | | Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
* added FreeBSD license. Finally.oharboe2008-08-151-16/+31
|
* Miguel Freitas <mfreitas@gmail.com>oharboe2008-06-181-1/+1
| | | | | | | log.txt and trace.txt currently on cvs were produced by interrupt.vhd. this patch will build example_ghdl with interrupt.vhd by default so user can compare results. adds a note about what user needs to edit to simulate helloworld.vhd without interrupts.
* I'm also attaching another patch which removes unisim/roc dependencyoharboe2008-06-181-6/+4
| | | | | | | | | | (it was used just to pulse the areset) and fixes paths for building the ghdl examples out of the box. I guess this is the easiest way to get zpu running on linux with minimum effort. You should check if the areset change doesn't break modelsim. It feels much simpler this way and seems to work the same, i might be missing something.
* * Small ZPU now supports interruptsoharboe2008-05-061-1/+18
| | | | * added simulation example demonstrating interrupts
* * Make code synthesize on Synopsisoharboe2008-05-041-0/+177
zpu/hdl/zpu4/src/zpu_core_small.vhd zpu/hdl/zpu4/src/io.vhd
OpenPOWER on IntegriCloud