summaryrefslogtreecommitdiffstats
path: root/include/asm-cris/arch-v32/tlb.h
blob: 4effb12536601cc00f2c45fd5ce2a628c8762c00 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
#ifndef _CRIS_ARCH_TLB_H
#define _CRIS_ARCH_TLB_H

/*
 * The TLB is a 64-entry cache. Each entry has a 8-bit page_id that is used
 * to store the "process" it belongs to (=> fast mm context switch). The
 * last page_id is never used so we can make TLB entries that never matches.
 */
#define NUM_TLB_ENTRIES 64
#define NUM_PAGEID 256
#define INVALID_PAGEID 255
#define NO_CONTEXT -1

#endif /* _CRIS_ARCH_TLB_H */
OpenPOWER on IntegriCloud