1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
|
/******************************************************************************
*
* Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of version 2 of the GNU General Public License as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
******************************************************************************/
#ifndef __HAL_COM_PHYCFG_H__
#define __HAL_COM_PHYCFG_H__
#define PathA 0x0 /* Useless */
#define PathB 0x1
#define PathC 0x2
#define PathD 0x3
enum RATE_SECTION {
CCK = 0,
OFDM,
HT_MCS0_MCS7,
HT_MCS8_MCS15,
HT_MCS16_MCS23,
HT_MCS24_MCS31,
VHT_1SSMCS0_1SSMCS9,
VHT_2SSMCS0_2SSMCS9,
VHT_3SSMCS0_3SSMCS9,
VHT_4SSMCS0_4SSMCS9,
};
enum RF_TX_NUM {
RF_1TX = 0,
RF_2TX,
RF_3TX,
RF_4TX,
RF_MAX_TX_NUM,
RF_TX_NUM_NONIMPLEMENT,
};
#define MAX_POWER_INDEX 0x3F
enum _REGULATION_TXPWR_LMT {
TXPWR_LMT_FCC = 0,
TXPWR_LMT_MKK,
TXPWR_LMT_ETSI,
TXPWR_LMT_WW,
TXPWR_LMT_MAX_REGULATION_NUM,
};
/*------------------------------Define structure----------------------------*/
struct bb_register_def {
u32 rfintfs; /* set software control: */
/* 0x870~0x877[8 bytes] */
u32 rfintfo; /* output data: */
/* 0x860~0x86f [16 bytes] */
u32 rfintfe; /* output enable: */
/* 0x860~0x86f [16 bytes] */
u32 rf3wireOffset; /* LSSI data: */
/* 0x840~0x84f [16 bytes] */
u32 rfHSSIPara2; /* wire parameter control2 : */
/* 0x824~0x827, 0x82c~0x82f,
* 0x834~0x837, 0x83c~0x83f
*/
u32 rfLSSIReadBack; /* LSSI RF readback data SI mode */
/* 0x8a0~0x8af [16 bytes] */
u32 rfLSSIReadBackPi; /* LSSI RF readback data PI mode
* 0x8b8-8bc for Path A and B */
};
u8
PHY_GetTxPowerByRateBase(
struct adapter * Adapter,
u8 Band,
u8 RfPath,
u8 TxNum,
enum RATE_SECTION RateSection
);
u8
PHY_GetRateSectionIndexOfTxPowerByRate(
struct adapter *padapter,
u32 RegAddr,
u32 BitMask
);
void
PHY_GetRateValuesOfTxPowerByRate(
struct adapter *padapter,
u32 RegAddr,
u32 BitMask,
u32 Value,
u8* RateIndex,
s8* PwrByRateVal,
u8* RateNum
);
u8
PHY_GetRateIndexOfTxPowerByRate(
u8 Rate
);
void
PHY_SetTxPowerIndexByRateSection(
struct adapter * padapter,
u8 RFPath,
u8 Channel,
u8 RateSection
);
s8
PHY_GetTxPowerByRate(
struct adapter *padapter,
u8 Band,
u8 RFPath,
u8 TxNum,
u8 RateIndex
);
void
PHY_SetTxPowerByRate(
struct adapter *padapter,
u8 Band,
u8 RFPath,
u8 TxNum,
u8 Rate,
s8 Value
);
void
PHY_SetTxPowerLevelByPath(
struct adapter *Adapter,
u8 channel,
u8 path
);
void
PHY_SetTxPowerIndexByRateArray(
struct adapter * padapter,
u8 RFPath,
enum CHANNEL_WIDTH BandWidth,
u8 Channel,
u8* Rates,
u8 RateArraySize
);
void
PHY_InitTxPowerByRate(
struct adapter *padapter
);
void
PHY_StoreTxPowerByRate(
struct adapter *padapter,
u32 Band,
u32 RfPath,
u32 TxNum,
u32 RegAddr,
u32 BitMask,
u32 Data
);
void
PHY_TxPowerByRateConfiguration(
struct adapter * padapter
);
u8
PHY_GetTxPowerIndexBase(
struct adapter * padapter,
u8 RFPath,
u8 Rate,
enum CHANNEL_WIDTH BandWidth,
u8 Channel,
bool *bIn24G
);
s8 PHY_GetTxPowerLimit (struct adapter *adapter, u32 RegPwrTblSel,
enum BAND_TYPE Band, enum CHANNEL_WIDTH Bandwidth,
u8 RfPath,
u8 DataRate,
u8 Channel
);
void
PHY_SetTxPowerLimit(
struct adapter * Adapter,
u8 *Regulation,
u8 *Band,
u8 *Bandwidth,
u8 *RateSection,
u8 *RfPath,
u8 *Channel,
u8 *PowerLimit
);
void
PHY_ConvertTxPowerLimitToPowerIndex(
struct adapter * Adapter
);
void
PHY_InitTxPowerLimit(
struct adapter * Adapter
);
s8
PHY_GetTxPowerTrackingOffset(
struct adapter *padapter,
u8 Rate,
u8 RFPath
);
u8
PHY_GetTxPowerIndex(
struct adapter * padapter,
u8 RFPath,
u8 Rate,
enum CHANNEL_WIDTH BandWidth,
u8 Channel
);
void
PHY_SetTxPowerIndex(
struct adapter * padapter,
u32 PowerIndex,
u8 RFPath,
u8 Rate
);
void
Hal_ChannelPlanToRegulation(
struct adapter * Adapter,
u16 ChannelPlan
);
#define MAX_PARA_FILE_BUF_LEN 25600
#define LOAD_MAC_PARA_FILE BIT0
#define LOAD_BB_PARA_FILE BIT1
#define LOAD_BB_PG_PARA_FILE BIT2
#define LOAD_BB_MP_PARA_FILE BIT3
#define LOAD_RF_PARA_FILE BIT4
#define LOAD_RF_TXPWR_TRACK_PARA_FILE BIT5
#define LOAD_RF_TXPWR_LMT_PARA_FILE BIT6
int phy_ConfigMACWithParaFile(struct adapter *Adapter, char*pFileName);
int phy_ConfigBBWithParaFile(struct adapter *Adapter, char*pFileName, u32 ConfigType);
int phy_ConfigBBWithPgParaFile(struct adapter *Adapter, char*pFileName);
int phy_ConfigBBWithMpParaFile(struct adapter *Adapter, char*pFileName);
int PHY_ConfigRFWithParaFile(struct adapter *Adapter, char*pFileName, u8 eRFPath);
int PHY_ConfigRFWithTxPwrTrackParaFile(struct adapter *Adapter, char*pFileName);
int PHY_ConfigRFWithPowerLimitTableParaFile(struct adapter *Adapter, char*pFileName);
void phy_free_filebuf(struct adapter *padapter);
#endif /* __HAL_COMMON_H__ */
|
