summaryrefslogtreecommitdiffstats
path: root/drivers/staging/rtl8712/rtl8712_ratectrl_regdef.h
blob: 31c8363e5bc67be27dff62e99cbd3246794cf421 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
#ifndef __RTL8712_RATECTRL_REGDEF_H__
#define __RTL8712_RATECTRL_REGDEF_H__

#define INIMCS_SEL			(RTL8712_RATECTRL_ + 0x00)
#define INIRTSMCS_SEL		(RTL8712_RATECTRL_ + 0x20)
#define RRSR				(RTL8712_RATECTRL_ + 0x21)
#define ARFR0				(RTL8712_RATECTRL_ + 0x24)
#define ARFR1				(RTL8712_RATECTRL_ + 0x28)
#define ARFR2				(RTL8712_RATECTRL_ + 0x2C)
#define ARFR3				(RTL8712_RATECTRL_ + 0x30)
#define ARFR4				(RTL8712_RATECTRL_ + 0x34)
#define ARFR5				(RTL8712_RATECTRL_ + 0x38)
#define ARFR6				(RTL8712_RATECTRL_ + 0x3C)
#define ARFR7				(RTL8712_RATECTRL_ + 0x40)
#define AGGLEN_LMT_H		(RTL8712_RATECTRL_ + 0x47)
#define AGGLEN_LMT_L		(RTL8712_RATECTRL_ + 0x48)
#define DARFRC				(RTL8712_RATECTRL_ + 0x50)
#define RARFRC				(RTL8712_RATECTRL_ + 0x58)
#define MCS_TXAGC0			(RTL8712_RATECTRL_ + 0x60)
#define MCS_TXAGC1			(RTL8712_RATECTRL_ + 0x61)
#define MCS_TXAGC2			(RTL8712_RATECTRL_ + 0x62)
#define MCS_TXAGC3			(RTL8712_RATECTRL_ + 0x63)
#define MCS_TXAGC4			(RTL8712_RATECTRL_ + 0x64)
#define MCS_TXAGC5			(RTL8712_RATECTRL_ + 0x65)
#define MCS_TXAGC6			(RTL8712_RATECTRL_ + 0x66)
#define MCS_TXAGC7			(RTL8712_RATECTRL_ + 0x67)
#define CCK_TXAGC			(RTL8712_RATECTRL_ + 0x68)


#endif	/*__RTL8712_RATECTRL_REGDEF_H__*/

OpenPOWER on IntegriCloud