summaryrefslogtreecommitdiffstats
path: root/drivers/scsi/aic7xxx/aic79xx_reg.h_shipped
blob: ddcd5a7701ac27431218f54d6cd6924181ff8d00 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
/*
 * DO NOT EDIT - This file is automatically generated
 *		 from the following source files:
 *
 * $Id: //depot/aic7xxx/aic7xxx/aic79xx.seq#120 $
 * $Id: //depot/aic7xxx/aic7xxx/aic79xx.reg#77 $
 */
typedef int (ahd_reg_print_t)(u_int, u_int *, u_int);
typedef struct ahd_reg_parse_entry {
	char	*name;
	uint8_t	 value;
	uint8_t	 mask;
} ahd_reg_parse_entry_t;

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_intstat_print;
#else
#define ahd_intstat_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "INTSTAT", 0x01, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_hs_mailbox_print;
#else
#define ahd_hs_mailbox_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "HS_MAILBOX", 0x0b, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_seqintstat_print;
#else
#define ahd_seqintstat_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SEQINTSTAT", 0x0c, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_intctl_print;
#else
#define ahd_intctl_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "INTCTL", 0x18, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_dfcntrl_print;
#else
#define ahd_dfcntrl_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "DFCNTRL", 0x19, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_dfstatus_print;
#else
#define ahd_dfstatus_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "DFSTATUS", 0x1a, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_sg_cache_shadow_print;
#else
#define ahd_sg_cache_shadow_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SG_CACHE_SHADOW", 0x1b, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_scsiseq0_print;
#else
#define ahd_scsiseq0_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SCSISEQ0", 0x3a, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_scsiseq1_print;
#else
#define ahd_scsiseq1_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SCSISEQ1", 0x3b, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_dffstat_print;
#else
#define ahd_dffstat_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "DFFSTAT", 0x3f, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_scsisigi_print;
#else
#define ahd_scsisigi_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SCSISIGI", 0x41, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_scsiphase_print;
#else
#define ahd_scsiphase_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SCSIPHASE", 0x42, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_scsibus_print;
#else
#define ahd_scsibus_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SCSIBUS", 0x46, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_selid_print;
#else
#define ahd_selid_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SELID", 0x49, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_simode0_print;
#else
#define ahd_simode0_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SIMODE0", 0x4b, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_sstat0_print;
#else
#define ahd_sstat0_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SSTAT0", 0x4b, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_sstat1_print;
#else
#define ahd_sstat1_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SSTAT1", 0x4c, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_sstat2_print;
#else
#define ahd_sstat2_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SSTAT2", 0x4d, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_perrdiag_print;
#else
#define ahd_perrdiag_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "PERRDIAG", 0x4e, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_soffcnt_print;
#else
#define ahd_soffcnt_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SOFFCNT", 0x4f, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_lqistat0_print;
#else
#define ahd_lqistat0_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "LQISTAT0", 0x50, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_lqistat1_print;
#else
#define ahd_lqistat1_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "LQISTAT1", 0x51, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_lqistat2_print;
#else
#define ahd_lqistat2_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "LQISTAT2", 0x52, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_sstat3_print;
#else
#define ahd_sstat3_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SSTAT3", 0x53, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_lqostat0_print;
#else
#define ahd_lqostat0_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "LQOSTAT0", 0x54, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_lqostat1_print;
#else
#define ahd_lqostat1_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "LQOSTAT1", 0x55, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_lqostat2_print;
#else
#define ahd_lqostat2_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "LQOSTAT2", 0x56, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_simode1_print;
#else
#define ahd_simode1_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SIMODE1", 0x57, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_dffsxfrctl_print;
#else
#define ahd_dffsxfrctl_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "DFFSXFRCTL", 0x5a, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_seqintsrc_print;
#else
#define ahd_seqintsrc_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SEQINTSRC", 0x5b, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_seqimode_print;
#else
#define ahd_seqimode_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SEQIMODE", 0x5c, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_mdffstat_print;
#else
#define ahd_mdffstat_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "MDFFSTAT", 0x5d, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_seloid_print;
#else
#define ahd_seloid_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SELOID", 0x6b, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_sg_state_print;
#else
#define ahd_sg_state_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SG_STATE", 0xa6, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_ccscbctl_print;
#else
#define ahd_ccscbctl_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "CCSCBCTL", 0xad, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_ccsgctl_print;
#else
#define ahd_ccsgctl_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "CCSGCTL", 0xad, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_seqctl0_print;
#else
#define ahd_seqctl0_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SEQCTL0", 0xd6, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_seqintctl_print;
#else
#define ahd_seqintctl_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SEQINTCTL", 0xd9, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_sram_base_print;
#else
#define ahd_sram_base_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SRAM_BASE", 0x100, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_qfreeze_count_print;
#else
#define ahd_qfreeze_count_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "QFREEZE_COUNT", 0x132, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_kernel_qfreeze_count_print;
#else
#define ahd_kernel_qfreeze_count_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "KERNEL_QFREEZE_COUNT", 0x134, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_saved_mode_print;
#else
#define ahd_saved_mode_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SAVED_MODE", 0x136, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_seq_flags_print;
#else
#define ahd_seq_flags_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SEQ_FLAGS", 0x139, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_lastphase_print;
#else
#define ahd_lastphase_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "LASTPHASE", 0x13c, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_seq_flags2_print;
#else
#define ahd_seq_flags2_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SEQ_FLAGS2", 0x14d, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_mk_message_scb_print;
#else
#define ahd_mk_message_scb_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "MK_MESSAGE_SCB", 0x160, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_mk_message_scsiid_print;
#else
#define ahd_mk_message_scsiid_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "MK_MESSAGE_SCSIID", 0x162, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_scb_base_print;
#else
#define ahd_scb_base_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SCB_BASE", 0x180, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_scb_control_print;
#else
#define ahd_scb_control_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SCB_CONTROL", 0x192, regvalue, cur_col, wrap)
#endif

#if AIC_DEBUG_REGISTERS
ahd_reg_print_t ahd_scb_scsiid_print;
#else
#define ahd_scb_scsiid_print(regvalue, cur_col, wrap) \
    ahd_print_register(NULL, 0, "SCB_SCSIID", 0x193, regvalue, cur_col, wrap)
#endif


#define	MODE_PTR        		0x00
#define		DST_MODE        	0x70
#define		SRC_MODE        	0x07

#define	INTSTAT         		0x01
#define		INT_PEND        	0xff
#define		HWERRINT        	0x80
#define		BRKADRINT       	0x40
#define		SWTMINT         	0x20
#define		PCIINT          	0x10
#define		SCSIINT         	0x08
#define		SEQINT          	0x04
#define		CMDCMPLT        	0x02
#define		SPLTINT         	0x01

#define	SEQINTCODE      		0x02
#define		BAD_SCB_STATUS  	0x1a
#define		SAW_HWERR       	0x19
#define		TRACEPOINT3     	0x18
#define		TRACEPOINT2     	0x17
#define		TRACEPOINT1     	0x16
#define		TRACEPOINT0     	0x15
#define		TASKMGMT_CMD_CMPLT_OKAY	0x14
#define		TASKMGMT_FUNC_COMPLETE	0x13
#define		ENTERING_NONPACK	0x12
#define		CFG4OVERRUN     	0x11
#define		STATUS_OVERRUN  	0x10
#define		CFG4ISTAT_INTR  	0x0f
#define		INVALID_SEQINT  	0x0e
#define		ILLEGAL_PHASE   	0x0d
#define		DUMP_CARD_STATE 	0x0c
#define		MISSED_BUSFREE  	0x0b
#define		MKMSG_FAILED    	0x0a
#define		DATA_OVERRUN    	0x09
#define		BAD_STATUS      	0x08
#define		HOST_MSG_LOOP   	0x07
#define		PDATA_REINIT    	0x06
#define		IGN_WIDE_RES    	0x05
#define		NO_MATCH        	0x04
#define		PROTO_VIOLATION 	0x03
#define		SEND_REJECT     	0x02
#define		BAD_PHASE       	0x01
#define		NO_SEQINT       	0x00

#define	CLRINT          		0x03
#define		CLRHWERRINT     	0x80
#define		CLRBRKADRINT    	0x40
#define		CLRSWTMINT      	0x20
#define		CLRPCIINT       	0x10
#define		CLRSCSIINT      	0x08
#define		CLRSEQINT       	0x04
#define		CLRCMDINT       	0x02
#define		CLRSPLTINT      	0x01

#define	CLRERR          		0x04
#define		CLRCIOPARERR    	0x80
#define		CLRCIOACCESFAIL 	0x40
#define		CLRMPARERR      	0x20
#define		CLRDPARERR      	0x10
#define		CLRSQPARERR     	0x08
#define		CLRILLOPCODE    	0x04
#define		CLRDSCTMOUT     	0x02

#define	ERROR           		0x04
#define		CIOPARERR       	0x80
#define		CIOACCESFAIL    	0x40
#define		MPARERR         	0x20
#define		DPARERR         	0x10
#define		SQPARERR        	0x08
#define		ILLOPCODE       	0x04
#define		DSCTMOUT        	0x02

#define	HCNTRL          		0x05
#define		SEQ_RESET       	0x80
#define		POWRDN          	0x40
#define		SWINT           	0x10
#define		SWTIMER_START_B 	0x08
#define		PAUSE           	0x04
#define		INTEN           	0x02
#define		CHIPRST         	0x01
#define		CHIPRSTACK      	0x01

#define	HNSCB_QOFF      		0x06

#define	HESCB_QOFF      		0x08

#define	HS_MAILBOX      		0x0b
#define		HOST_TQINPOS    	0x80
#define		ENINT_COALESCE  	0x40

#define	SEQINTSTAT      		0x0c
#define		SEQ_SWTMRTO     	0x10
#define		SEQ_SEQINT      	0x08
#define		SEQ_SCSIINT     	0x04
#define		SEQ_PCIINT      	0x02
#define		SEQ_SPLTINT     	0x01

#define	CLRSEQINTSTAT   		0x0c
#define		CLRSEQ_SWTMRTO  	0x10
#define		CLRSEQ_SEQINT   	0x08
#define		CLRSEQ_SCSIINT  	0x04
#define		CLRSEQ_PCIINT   	0x02
#define		CLRSEQ_SPLTINT  	0x01

#define	SWTIMER         		0x0e

#define	SNSCB_QOFF      		0x10

#define	SESCB_QOFF      		0x12

#define	SDSCB_QOFF      		0x14

#define	QOFF_CTLSTA     		0x16
#define		EMPTY_SCB_AVAIL 	0x80
#define		NEW_SCB_AVAIL   	0x40
#define		SDSCB_ROLLOVR   	0x20
#define		HS_MAILBOX_ACT  	0x10
#define		SCB_QSIZE       	0x0f
#define		SCB_QSIZE_16384 	0x0c
#define		SCB_QSIZE_8192  	0x0b
#define		SCB_QSIZE_4096  	0x0a
#define		SCB_QSIZE_2048  	0x09
#define		SCB_QSIZE_1024  	0x08
#define		SCB_QSIZE_512   	0x07
#define		SCB_QSIZE_256   	0x06
#define		SCB_QSIZE_128   	0x05
#define		SCB_QSIZE_64    	0x04
#define		SCB_QSIZE_32    	0x03
#define		SCB_QSIZE_16    	0x02
#define		SCB_QSIZE_8     	0x01
#define		SCB_QSIZE_4     	0x00

#define	INTCTL          		0x18
#define		SWTMINTMASK     	0x80
#define		SWTMINTEN       	0x40
#define		SWTIMER_START   	0x20
#define		AUTOCLRCMDINT   	0x10
#define		PCIINTEN        	0x08
#define		SCSIINTEN       	0x04
#define		SEQINTEN        	0x02
#define		SPLTINTEN       	0x01

#define	DFCNTRL         		0x19
#define		SCSIENWRDIS     	0x40
#define		SCSIENACK       	0x20
#define		DIRECTIONACK    	0x04
#define		FIFOFLUSHACK    	0x02
#define		DIRECTIONEN     	0x01

#define	DSCOMMAND0      		0x19
#define		CACHETHEN       	0x80
#define		DPARCKEN        	0x40
#define		MPARCKEN        	0x20
#define		EXTREQLCK       	0x10
#define		DISABLE_TWATE   	0x02
#define		CIOPARCKEN      	0x01

#define	DFSTATUS        		0x1a
#define		PRELOAD_AVAIL   	0x80
#define		PKT_PRELOAD_AVAIL	0x40
#define		MREQPEND        	0x10
#define		HDONE           	0x08
#define		DFTHRESH        	0x04
#define		FIFOFULL        	0x02
#define		FIFOEMP         	0x01

#define	ARBCTL          		0x1b
#define		RESET_HARB      	0x80
#define		RETRY_SWEN      	0x08
#define		USE_TIME        	0x07

#define	SG_CACHE_SHADOW 		0x1b
#define		ODD_SEG         	0x04
#define		LAST_SEG        	0x02
#define		LAST_SEG_DONE   	0x01

#define	SG_CACHE_PRE    		0x1b

#define	TYPEPTR         		0x20

#define	LQIN            		0x20

#define	TAGPTR          		0x21

#define	LUNPTR          		0x22

#define	DATALENPTR      		0x23

#define	STATLENPTR      		0x24

#define	CMDLENPTR       		0x25

#define	ATTRPTR         		0x26

#define	FLAGPTR         		0x27

#define	CMDPTR          		0x28

#define	QNEXTPTR        		0x29

#define	IDPTR           		0x2a

#define	ABRTBYTEPTR     		0x2b

#define	ABRTBITPTR      		0x2c

#define	MAXCMDBYTES     		0x2d

#define	MAXCMD2RCV      		0x2e

#define	SHORTTHRESH     		0x2f

#define	LUNLEN          		0x30
#define		TLUNLEN         	0xf0
#define		ILUNLEN         	0x0f

#define	CDBLIMIT        		0x31

#define	MAXCMD          		0x32

#define	MAXCMDCNT       		0x33

#define	LQRSVD01        		0x34

#define	LQRSVD16        		0x35

#define	LQRSVD17        		0x36

#define	CMDRSVD0        		0x37

#define	LQCTL0          		0x38
#define		LQITARGCLT      	0xc0
#define		LQIINITGCLT     	0x30
#define		LQ0TARGCLT      	0x0c
#define		LQ0INITGCLT     	0x03

#define	LQCTL1          		0x38
#define		PCI2PCI         	0x04
#define		SINGLECMD       	0x02
#define		ABORTPENDING    	0x01

#define	LQCTL2          		0x39
#define		LQIRETRY        	0x80
#define		LQICONTINUE     	0x40
#define		LQITOIDLE       	0x20
#define		LQIPAUSE        	0x10
#define		LQORETRY        	0x08
#define		LQOCONTINUE     	0x04
#define		LQOTOIDLE       	0x02
#define		LQOPAUSE        	0x01

#define	SCSBIST0        		0x39
#define		GSBISTERR       	0x40
#define		GSBISTDONE      	0x20
#define		GSBISTRUN       	0x10
#define		OSBISTERR       	0x04
#define		OSBISTDONE      	0x02
#define		OSBISTRUN       	0x01

#define	SCSISEQ0        		0x3a
#define		TEMODEO         	0x80
#define		ENSELO          	0x40
#define		ENARBO          	0x20
#define		FORCEBUSFREE    	0x10
#define		SCSIRSTO        	0x01

#define	SCSBIST1        		0x3a
#define		NTBISTERR       	0x04
#define		NTBISTDONE      	0x02
#define		NTBISTRUN       	0x01

#define	SCSISEQ1        		0x3b

#define	BUSINITID       		0x3c

#define	SXFRCTL0        		0x3c
#define		DFON            	0x80
#define		DFPEXP          	0x40
#define		BIOSCANCELEN    	0x10
#define		SPIOEN          	0x08

#define	DLCOUNT         		0x3c

#define	SXFRCTL1        		0x3d
#define		BITBUCKET       	0x80
#define		ENSACHK         	0x40
#define		ENSPCHK         	0x20
#define		STIMESEL        	0x18
#define		ENSTIMER        	0x04
#define		ACTNEGEN        	0x02
#define		STPWEN          	0x01

#define	BUSTARGID       		0x3e

#define	SXFRCTL2        		0x3e
#define		AUTORSTDIS      	0x10
#define		CMDDMAEN        	0x08
#define		ASU             	0x07

#define	DFFSTAT         		0x3f
#define		CURRFIFO        	0x03
#define		FIFO1FREE       	0x20
#define		FIFO0FREE       	0x10
#define		CURRFIFO_NONE   	0x03
#define		CURRFIFO_1      	0x01
#define		CURRFIFO_0      	0x00

#define	MULTARGID       		0x40

#define	SCSISIGO        		0x40
#define		CDO             	0x80
#define		IOO             	0x40
#define		MSGO            	0x20
#define		ATNO            	0x10
#define		SELO            	0x08
#define		BSYO            	0x04
#define		REQO            	0x02
#define		ACKO            	0x01

#define	SCSISIGI        		0x41
#define		ATNI            	0x10
#define		SELI            	0x08
#define		BSYI            	0x04
#define		REQI            	0x02
#define		ACKI            	0x01

#define	SCSIPHASE       		0x42
#define		STATUS_PHASE    	0x20
#define		COMMAND_PHASE   	0x10
#define		MSG_IN_PHASE    	0x08
#define		MSG_OUT_PHASE   	0x04
#define		DATA_PHASE_MASK 	0x03
#define		DATA_IN_PHASE   	0x02
#define		DATA_OUT_PHASE  	0x01

#define	SCSIDAT0_IMG    		0x43

#define	SCSIDAT         		0x44

#define	SCSIBUS         		0x46

#define	TARGIDIN        		0x48
#define		CLKOUT          	0x80
#define		TARGID          	0x0f

#define	SELID           		0x49
#define		SELID_MASK      	0xf0
#define		ONEBIT          	0x08

#define	OPTIONMODE      		0x4a
#define		OPTIONMODE_DEFAULTS	0x02
#define		BIOSCANCTL      	0x80
#define		AUTOACKEN       	0x40
#define		BIASCANCTL      	0x20
#define		BUSFREEREV      	0x10
#define		ENDGFORMCHK     	0x04
#define		AUTO_MSGOUT_DE  	0x02

#define	SBLKCTL         		0x4a
#define		DIAGLEDEN       	0x80
#define		DIAGLEDON       	0x40
#define		ENAB40          	0x08
#define		ENAB20          	0x04
#define		SELWIDE         	0x02

#define	SIMODE0         		0x4b
#define		ENSELDO         	0x40
#define		ENSELDI         	0x20
#define		ENSELINGO       	0x10
#define		ENIOERR         	0x08
#define		ENOVERRUN       	0x04
#define		ENSPIORDY       	0x02
#define		ENARBDO         	0x01

#define	SSTAT0          		0x4b
#define		TARGET          	0x80
#define		SELDO           	0x40
#define		SELDI           	0x20
#define		SELINGO         	0x10
#define		IOERR           	0x08
#define		OVERRUN         	0x04
#define		SPIORDY         	0x02
#define		ARBDO           	0x01

#define	CLRSINT0        		0x4b
#define		CLRSELDO        	0x40
#define		CLRSELDI        	0x20
#define		CLRSELINGO      	0x10
#define		CLRIOERR        	0x08
#define		CLROVERRUN      	0x04
#define		CLRSPIORDY      	0x02
#define		CLRARBDO        	0x01

#define	SSTAT1          		0x4c
#define		SELTO           	0x80
#define		ATNTARG         	0x40
#define		SCSIRSTI        	0x20
#define		PHASEMIS        	0x10
#define		BUSFREE         	0x08
#define		SCSIPERR        	0x04
#define		STRB2FAST       	0x02
#define		REQINIT         	0x01

#define	CLRSINT1        		0x4c
#define		CLRSELTIMEO     	0x80
#define		CLRATNO         	0x40
#define		CLRSCSIRSTI     	0x20
#define		CLRBUSFREE      	0x08
#define		CLRSCSIPERR     	0x04
#define		CLRSTRB2FAST    	0x02
#define		CLRREQINIT      	0x01

#define	SIMODE2         		0x4d
#define		ENWIDE_RES      	0x04
#define		ENSDONE         	0x02
#define		ENDMADONE       	0x01

#define	SSTAT2          		0x4d
#define		BUSFREETIME     	0xc0
#define		NONPACKREQ      	0x20
#define		EXP_ACTIVE      	0x10
#define		BSYX            	0x08
#define		WIDE_RES        	0x04
#define		SDONE           	0x02
#define		DMADONE         	0x01
#define		BUSFREE_DFF1    	0xc0
#define		BUSFREE_DFF0    	0x80
#define		BUSFREE_LQO     	0x40

#define	CLRSINT2        		0x4d
#define		CLRNONPACKREQ   	0x20
#define		CLRWIDE_RES     	0x04
#define		CLRSDONE        	0x02
#define		CLRDMADONE      	0x01

#define	PERRDIAG        		0x4e
#define		HIZERO          	0x80
#define		HIPERR          	0x40
#define		PREVPHASE       	0x20
#define		PARITYERR       	0x10
#define		AIPERR          	0x08
#define		CRCERR          	0x04
#define		DGFORMERR       	0x02
#define		DTERR           	0x01

#define	LQISTATE        		0x4e

#define	LQOSTATE        		0x4f

#define	SOFFCNT         		0x4f

#define	LQISTAT0        		0x50
#define		LQIATNQAS       	0x20
#define		LQICRCT1        	0x10
#define		LQICRCT2        	0x08
#define		LQIBADLQT       	0x04
#define		LQIATNLQ        	0x02
#define		LQIATNCMD       	0x01

#define	LQIMODE0        		0x50
#define		ENLQIATNQASK    	0x20
#define		ENLQICRCT1      	0x10
#define		ENLQICRCT2      	0x08
#define		ENLQIBADLQT     	0x04
#define		ENLQIATNLQ      	0x02
#define		ENLQIATNCMD     	0x01

#define	CLRLQIINT0      		0x50
#define		CLRLQIATNQAS    	0x20
#define		CLRLQICRCT1     	0x10
#define		CLRLQICRCT2     	0x08
#define		CLRLQIBADLQT    	0x04
#define		CLRLQIATNLQ     	0x02
#define		CLRLQIATNCMD    	0x01

#define	LQIMODE1        		0x51
#define		ENLQIPHASE_LQ   	0x80
#define		ENLQIPHASE_NLQ  	0x40
#define		ENLIQABORT      	0x20
#define		ENLQICRCI_LQ    	0x10
#define		ENLQICRCI_NLQ   	0x08
#define		ENLQIBADLQI     	0x04
#define		ENLQIOVERI_LQ   	0x02
#define		ENLQIOVERI_NLQ  	0x01

#define	LQISTAT1        		0x51
#define		LQIPHASE_LQ     	0x80
#define		LQIPHASE_NLQ    	0x40
#define		LQIABORT        	0x20
#define		LQICRCI_LQ      	0x10
#define		LQICRCI_NLQ     	0x08
#define		LQIBADLQI       	0x04
#define		LQIOVERI_LQ     	0x02
#define		LQIOVERI_NLQ    	0x01

#define	CLRLQIINT1      		0x51
#define		CLRLQIPHASE_LQ  	0x80
#define		CLRLQIPHASE_NLQ 	0x40
#define		CLRLIQABORT     	0x20
#define		CLRLQICRCI_LQ   	0x10
#define		CLRLQICRCI_NLQ  	0x08
#define		CLRLQIBADLQI    	0x04
#define		CLRLQIOVERI_LQ  	0x02
#define		CLRLQIOVERI_NLQ 	0x01

#define	LQISTAT2        		0x52
#define		PACKETIZED      	0x80
#define		LQIPHASE_OUTPKT 	0x40
#define		LQIWORKONLQ     	0x20
#define		LQIWAITFIFO     	0x10
#define		LQISTOPPKT      	0x08
#define		LQISTOPLQ       	0x04
#define		LQISTOPCMD      	0x02
#define		LQIGSAVAIL      	0x01

#define	SIMODE3         		0x53
#define		ENNTRAMPERR     	0x02
#define		ENOSRAMPERR     	0x01

#define	SSTAT3          		0x53
#define		NTRAMPERR       	0x02
#define		OSRAMPERR       	0x01

#define	CLRSINT3        		0x53
#define		CLRNTRAMPERR    	0x02
#define		CLROSRAMPERR    	0x01

#define	CLRLQOINT0      		0x54
#define		CLRLQOTARGSCBPERR	0x10
#define		CLRLQOSTOPT2    	0x08
#define		CLRLQOATNLQ     	0x04
#define		CLRLQOATNPKT    	0x02
#define		CLRLQOTCRC      	0x01

#define	LQOSTAT0        		0x54
#define		LQOTARGSCBPERR  	0x10
#define		LQOSTOPT2       	0x08
#define		LQOATNLQ        	0x04
#define		LQOATNPKT       	0x02
#define		LQOTCRC         	0x01

#define	LQOMODE0        		0x54
#define		ENLQOTARGSCBPERR	0x10
#define		ENLQOSTOPT2     	0x08
#define		ENLQOATNLQ      	0x04
#define		ENLQOATNPKT     	0x02
#define		ENLQOTCRC       	0x01

#define	LQOMODE1        		0x55
#define		ENLQOINITSCBPERR	0x10
#define		ENLQOSTOPI2     	0x08
#define		ENLQOBADQAS     	0x04
#define		ENLQOBUSFREE    	0x02
#define		ENLQOPHACHGINPKT	0x01

#define	CLRLQOINT1      		0x55
#define		CLRLQOINITSCBPERR	0x10
#define		CLRLQOSTOPI2    	0x08
#define		CLRLQOBADQAS    	0x04
#define		CLRLQOBUSFREE   	0x02
#define		CLRLQOPHACHGINPKT	0x01

#define	LQOSTAT1        		0x55
#define		LQOINITSCBPERR  	0x10
#define		LQOSTOPI2       	0x08
#define		LQOBADQAS       	0x04
#define		LQOBUSFREE      	0x02
#define		LQOPHACHGINPKT  	0x01

#define	LQOSTAT2        		0x56
#define		LQOPKT          	0xe0
#define		LQOWAITFIFO     	0x10
#define		LQOPHACHGOUTPKT 	0x02
#define		LQOSTOP0        	0x01

#define	OS_SPACE_CNT    		0x56

#define	SIMODE1         		0x57
#define		ENSELTIMO       	0x80
#define		ENATNTARG       	0x40
#define		ENSCSIRST       	0x20
#define		ENPHASEMIS      	0x10
#define		ENBUSFREE       	0x08
#define		ENSCSIPERR      	0x04
#define		ENSTRB2FAST     	0x02
#define		ENREQINIT       	0x01

#define	GSFIFO          		0x58

#define	DFFSXFRCTL      		0x5a
#define		DFFBITBUCKET    	0x08
#define		CLRSHCNT        	0x04
#define		CLRCHN          	0x02
#define		RSTCHN          	0x01

#define	LQOSCSCTL       		0x5a
#define		LQOH2A_VERSION  	0x80
#define		LQOBUSETDLY     	0x40
#define		LQONOHOLDLACK   	0x02
#define		LQONOCHKOVER    	0x01

#define	NEXTSCB         		0x5a

#define	CLRSEQINTSRC    		0x5b
#define		CLRCTXTDONE     	0x40
#define		CLRSAVEPTRS     	0x20
#define		CLRCFG4DATA     	0x10
#define		CLRCFG4ISTAT    	0x08
#define		CLRCFG4TSTAT    	0x04
#define		CLRCFG4ICMD     	0x02
#define		CLRCFG4TCMD     	0x01

#define	SEQINTSRC       		0x5b
#define		CTXTDONE        	0x40
#define		SAVEPTRS        	0x20
#define		CFG4DATA        	0x10
#define		CFG4ISTAT       	0x08
#define		CFG4TSTAT       	0x04
#define		CFG4ICMD        	0x02
#define		CFG4TCMD        	0x01

#define	SEQIMODE        		0x5c
#define		ENCTXTDONE      	0x40
#define		ENSAVEPTRS      	0x20
#define		ENCFG4DATA      	0x10
#define		ENCFG4ISTAT     	0x08
#define		ENCFG4TSTAT     	0x04
#define		ENCFG4ICMD      	0x02
#define		ENCFG4TCMD      	0x01

#define	CURRSCB         		0x5c

#define	CRCCONTROL      		0x5d
#define		CRCVALCHKEN     	0x40

#define	MDFFSTAT        		0x5d
#define		SHCNTNEGATIVE   	0x40
#define		SHCNTMINUS1     	0x20
#define		LASTSDONE       	0x10
#define		SHVALID         	0x08
#define		DLZERO          	0x04
#define		DATAINFIFO      	0x02
#define		FIFOFREE        	0x01

#define	DFFTAG          		0x5e

#define	SCSITEST        		0x5e
#define		CNTRTEST        	0x08
#define		SEL_TXPLL_DEBUG 	0x04

#define	LASTSCB         		0x5e

#define	IOPDNCTL        		0x5f
#define		DISABLE_OE      	0x80
#define		PDN_IDIST       	0x04
#define		PDN_DIFFSENSE   	0x01

#define	DGRPCRCI        		0x60

#define	NEGOADDR        		0x60

#define	SHADDR          		0x60

#define	NEGPERIOD       		0x61

#define	NEGOFFSET       		0x62

#define	PACKCRCI        		0x62

#define	NEGPPROPTS      		0x63
#define		PPROPT_PACE     	0x08
#define		PPROPT_QAS      	0x04
#define		PPROPT_DT       	0x02
#define		PPROPT_IUT      	0x01

#define	NEGCONOPTS      		0x64
#define		ENSNAPSHOT      	0x40
#define		RTI_WRTDIS      	0x20
#define		RTI_OVRDTRN     	0x10
#define		ENSLOWCRC       	0x08
#define		ENAUTOATNI      	0x04
#define		ENAUTOATNO      	0x02
#define		WIDEXFER        	0x01

#define	ANNEXCOL        		0x65

#define	ANNEXDAT        		0x66

#define	SCSCHKN         		0x66
#define		BIDICHKDIS      	0x80
#define		STSELSKIDDIS    	0x40
#define		CURRFIFODEF     	0x20
#define		WIDERESEN       	0x10
#define		SDONEMSKDIS     	0x08
#define		DFFACTCLR       	0x04
#define		SHVALIDSTDIS    	0x02
#define		LSTSGCLRDIS     	0x01

#define	IOWNID          		0x67

#define	PLL960CTL0      		0x68

#define	SHCNT           		0x68

#define	PLL960CTL1      		0x69

#define	TOWNID          		0x69

#define	PLL960CNT0      		0x6a

#define	XSIG            		0x6a

#define	SELOID          		0x6b

#define	FAIRNESS        		0x6c

#define	PLL400CTL0      		0x6c
#define		PLL_VCOSEL      	0x80
#define		PLL_PWDN        	0x40
#define		PLL_NS          	0x30
#define		PLL_ENLUD       	0x08
#define		PLL_ENLPF       	0x04
#define		PLL_DLPF        	0x02
#define		PLL_ENFBM       	0x01

#define	PLL400CTL1      		0x6d
#define		PLL_CNTEN       	0x80
#define		PLL_CNTCLR      	0x40
#define		PLL_RST         	0x01

#define	UNFAIRNESS      		0x6e

#define	PLL400CNT0      		0x6e

#define	HADDR           		0x70

#define	HODMAADR        		0x70

#define	PLLDELAY        		0x70
#define		SPLIT_DROP_REQ  	0x80

#define	HCNT            		0x78

#define	HODMACNT        		0x78

#define	HODMAEN         		0x7a

#define	SGHADDR         		0x7c

#define	SCBHADDR        		0x7c

#define	SGHCNT          		0x84

#define	SCBHCNT         		0x84

#define	DFF_THRSH       		0x88
#define		WR_DFTHRSH      	0x70
#define		RD_DFTHRSH      	0x07
#define		WR_DFTHRSH_MAX  	0x70
#define		WR_DFTHRSH_90   	0x60
#define		WR_DFTHRSH_85   	0x50
#define		WR_DFTHRSH_75   	0x40
#define		WR_DFTHRSH_63   	0x30
#define		WR_DFTHRSH_50   	0x20
#define		WR_DFTHRSH_25   	0x10
#define		RD_DFTHRSH_MAX  	0x07
#define		RD_DFTHRSH_90   	0x06
#define		RD_DFTHRSH_85   	0x05
#define		RD_DFTHRSH_75   	0x04
#define		RD_DFTHRSH_63   	0x03
#define		RD_DFTHRSH_50   	0x02
#define		RD_DFTHRSH_25   	0x01
#define		RD_DFTHRSH_MIN  	0x00
#define		WR_DFTHRSH_MIN  	0x00

#define	ROMADDR         		0x8a

#define	ROMCNTRL        		0x8d
#define		ROMOP           	0xe0
#define		ROMSPD          	0x18
#define		REPEAT          	0x02
#define		RDY             	0x01

#define	ROMDATA         		0x8e

#define	CMCRXMSG0       		0x90

#define	OVLYRXMSG0      		0x90

#define	DCHRXMSG0       		0x90

#define	ROENABLE        		0x90
#define		MSIROEN         	0x20
#define		OVLYROEN        	0x10
#define		CMCROEN         	0x08
#define		SGROEN          	0x04
#define		DCH1ROEN        	0x02
#define		DCH0ROEN        	0x01

#define	OVLYRXMSG1      		0x91

#define	CMCRXMSG1       		0x91

#define	DCHRXMSG1       		0x91

#define	NSENABLE        		0x91
#define		MSINSEN         	0x20
#define		OVLYNSEN        	0x10
#define		CMCNSEN         	0x08
#define		SGNSEN          	0x04
#define		DCH1NSEN        	0x02
#define		DCH0NSEN        	0x01

#define	DCHRXMSG2       		0x92

#define	CMCRXMSG2       		0x92

#define	OST             		0x92

#define	OVLYRXMSG2      		0x92

#define	DCHRXMSG3       		0x93

#define	OVLYRXMSG3      		0x93

#define	CMCRXMSG3       		0x93

#define	PCIXCTL         		0x93
#define		SERRPULSE       	0x80
#define		UNEXPSCIEN      	0x20
#define		SPLTSMADIS      	0x10
#define		SPLTSTADIS      	0x08
#define		SRSPDPEEN       	0x04
#define		TSCSERREN       	0x02
#define		CMPABCDIS       	0x01

#define	CMCSEQBCNT      		0x94

#define	OVLYSEQBCNT     		0x94

#define	DCHSEQBCNT      		0x94

#define	DCHSPLTSTAT0    		0x96

#define	OVLYSPLTSTAT0   		0x96

#define	CMCSPLTSTAT0    		0x96

#define	OVLYSPLTSTAT1   		0x97

#define	DCHSPLTSTAT1    		0x97

#define	CMCSPLTSTAT1    		0x97

#define	SGRXMSG0        		0x98
#define		CDNUM           	0xf8
#define		CFNUM           	0x07

#define	SLVSPLTOUTADR0  		0x98
#define		LOWER_ADDR      	0x7f

#define	SGRXMSG1        		0x99
#define		CBNUM           	0xff

#define	SLVSPLTOUTADR1  		0x99
#define		REQ_DNUM        	0xf8
#define		REQ_FNUM        	0x07

#define	SGRXMSG2        		0x9a
#define		MINDEX          	0xff

#define	SLVSPLTOUTADR2  		0x9a
#define		REQ_BNUM        	0xff

#define	SGRXMSG3        		0x9b
#define		MCLASS          	0x0f

#define	SLVSPLTOUTADR3  		0x9b
#define		TAG_NUM         	0x1f
#define		RLXORD          	0x10

#define	SLVSPLTOUTATTR0 		0x9c
#define		LOWER_BCNT      	0xff

#define	SGSEQBCNT       		0x9c

#define	SLVSPLTOUTATTR1 		0x9d
#define		CMPLT_DNUM      	0xf8
#define		CMPLT_FNUM      	0x07

#define	SGSPLTSTAT0     		0x9e
#define		STAETERM        	0x80
#define		SCBCERR         	0x40
#define		SCADERR         	0x20
#define		SCDATBUCKET     	0x10
#define		CNTNOTCMPLT     	0x08
#define		RXOVRUN         	0x04
#define		RXSCEMSG        	0x02
#define		RXSPLTRSP       	0x01

#define	SLVSPLTOUTATTR2 		0x9e
#define		CMPLT_BNUM      	0xff

#define	SGSPLTSTAT1     		0x9f
#define		RXDATABUCKET    	0x01

#define	SFUNCT          		0x9f
#define		TEST_GROUP      	0xf0
#define		TEST_NUM        	0x0f

#define	DF0PCISTAT      		0xa0

#define	REG0            		0xa0

#define	DF1PCISTAT      		0xa1

#define	SGPCISTAT       		0xa2

#define	REG1            		0xa2

#define	CMCPCISTAT      		0xa3

#define	OVLYPCISTAT     		0xa4
#define		SCAAPERR        	0x08
#define		RDPERR          	0x04

#define	REG_ISR         		0xa4

#define	SG_STATE        		0xa6
#define		FETCH_INPROG    	0x04
#define		LOADING_NEEDED  	0x02
#define		SEGS_AVAIL      	0x01

#define	MSIPCISTAT      		0xa6
#define		RMA             	0x20
#define		RTA             	0x10
#define		CLRPENDMSI      	0x08
#define		DPR             	0x01

#define	DATA_COUNT_ODD  		0xa7

#define	TARGPCISTAT     		0xa7
#define		DPE             	0x80
#define		SSE             	0x40
#define		STA             	0x08
#define		TWATERR         	0x02

#define	SCBPTR          		0xa8

#define	CCSCBACNT       		0xab

#define	SCBAUTOPTR      		0xab
#define		AUSCBPTR_EN     	0x80
#define		SCBPTR_ADDR     	0x38
#define		SCBPTR_OFF      	0x07

#define	CCSGADDR        		0xac

#define	CCSCBADDR       		0xac

#define	CCSCBADR_BK     		0xac

#define	CMC_RAMBIST     		0xad
#define		SG_ELEMENT_SIZE 	0x80
#define		SCBRAMBIST_FAIL 	0x40
#define		SG_BIST_FAIL    	0x20
#define		SG_BIST_EN      	0x10
#define		CMC_BUFFER_BIST_FAIL	0x02
#define		CMC_BUFFER_BIST_EN	0x01

#define	CCSCBCTL        		0xad
#define		CCSCBDONE       	0x80
#define		ARRDONE         	0x40
#define		CCARREN         	0x10
#define		CCSCBEN         	0x08
#define		CCSCBDIR        	0x04
#define		CCSCBRESET      	0x01

#define	CCSGCTL         		0xad
#define		CCSGEN          	0x0c
#define		CCSGDONE        	0x80
#define		SG_CACHE_AVAIL  	0x10
#define		CCSGENACK       	0x08
#define		SG_FETCH_REQ    	0x02
#define		CCSGRESET       	0x01

#define	CCSGRAM         		0xb0

#define	FLEXADR         		0xb0

#define	CCSCBRAM        		0xb0

#define	FLEXCNT         		0xb3

#define	FLEXDMASTAT     		0xb5
#define		FLEXDMAERR      	0x02
#define		FLEXDMADONE     	0x01

#define	FLEXDATA        		0xb6

#define	BRDDAT          		0xb8

#define	BRDCTL          		0xb9
#define		FLXARBACK       	0x80
#define		FLXARBREQ       	0x40
#define		BRDADDR         	0x38
#define		BRDEN           	0x04
#define		BRDRW           	0x02
#define		BRDSTB          	0x01

#define	SEEADR          		0xba

#define	SEEDAT          		0xbc

#define	SEECTL          		0xbe
#define		SEEOP_EWDS      	0x40
#define		SEEOP_WALL      	0x40
#define		SEEOP_EWEN      	0x40
#define		SEEOPCODE       	0x70
#define		SEERST          	0x02
#define		SEESTART        	0x01
#define		SEEOP_ERASE     	0x70
#define		SEEOP_READ      	0x60
#define		SEEOP_WRITE     	0x50
#define		SEEOP_ERAL      	0x40

#define	SEESTAT         		0xbe
#define		INIT_DONE       	0x80
#define		LDALTID_L       	0x08
#define		SEEARBACK       	0x04
#define		SEEBUSY         	0x02

#define	SCBCNT          		0xbf

#define	DSPFLTRCTL      		0xc0
#define		FLTRDISABLE     	0x20
#define		EDGESENSE       	0x10
#define		DSPFCNTSEL      	0x0f

#define	DFWADDR         		0xc0

#define	DSPDATACTL      		0xc1
#define		BYPASSENAB      	0x80
#define		DESQDIS         	0x10
#define		RCVROFFSTDIS    	0x04
#define		XMITOFFSTDIS    	0x02

#define	DSPREQCTL       		0xc2
#define		MANREQCTL       	0xc0
#define		MANREQDLY       	0x3f

#define	DFRADDR         		0xc2

#define	DSPACKCTL       		0xc3
#define		MANACKCTL       	0xc0
#define		MANACKDLY       	0x3f

#define	DFDAT           		0xc4

#define	DSPSELECT       		0xc4
#define		AUTOINCEN       	0x80
#define		DSPSEL          	0x1f

#define	WRTBIASCTL      		0xc5
#define		AUTOXBCDIS      	0x80
#define		XMITMANVAL      	0x3f

#define	RCVRBIOSCTL     		0xc6
#define		AUTORBCDIS      	0x80
#define		RCVRMANVAL      	0x3f

#define	WRTBIASCALC     		0xc7

#define	DFPTRS          		0xc8

#define	RCVRBIASCALC    		0xc8

#define	DFBKPTR         		0xc9

#define	SKEWCALC        		0xc9

#define	DFDBCTL         		0xcb
#define		DFF_CIO_WR_RDY  	0x20
#define		DFF_CIO_RD_RDY  	0x10
#define		DFF_DIR_ERR     	0x08
#define		DFF_RAMBIST_FAIL	0x04
#define		DFF_RAMBIST_DONE	0x02
#define		DFF_RAMBIST_EN  	0x01

#define	DFSCNT          		0xcc

#define	DFBCNT          		0xce

#define	OVLYADDR        		0xd4

#define	SEQCTL0         		0xd6
#define		PERRORDIS       	0x80
#define		PAUSEDIS        	0x40
#define		FAILDIS         	0x20
#define		FASTMODE        	0x10
#define		BRKADRINTEN     	0x08
#define		STEP            	0x04
#define		SEQRESET        	0x02
#define		LOADRAM         	0x01

#define	SEQCTL1         		0xd7
#define		OVRLAY_DATA_CHK 	0x08
#define		RAMBIST_DONE    	0x04
#define		RAMBIST_FAIL    	0x02
#define		RAMBIST_EN      	0x01

#define	FLAGS           		0xd8
#define		ZERO            	0x02
#define		CARRY           	0x01

#define	SEQINTCTL       		0xd9
#define		INTVEC1DSL      	0x80
#define		INT1_CONTEXT    	0x20
#define		SCS_SEQ_INT1M1  	0x10
#define		SCS_SEQ_INT1M0  	0x08
#define		INTMASK2        	0x04
#define		INTMASK1        	0x02
#define		IRET            	0x01

#define	SEQRAM          		0xda

#define	PRGMCNT         		0xde

#define	ACCUM           		0xe0

#define	SINDEX          		0xe2

#define	DINDEX          		0xe4

#define	BRKADDR0        		0xe6

#define	BRKADDR1        		0xe6
#define		BRKDIS          	0x80

#define	ALLONES         		0xe8

#define	ALLZEROS        		0xea

#define	NONE            		0xea

#define	SINDIR          		0xec

#define	DINDIR          		0xed

#define	FUNCTION1       		0xf0

#define	STACK           		0xf2

#define	INTVEC1_ADDR    		0xf4

#define	CURADDR         		0xf4

#define	LASTADDR        		0xf6

#define	INTVEC2_ADDR    		0xf6

#define	LONGJMP_ADDR    		0xf8

#define	ACCUM_SAVE      		0xfa

#define	AHD_PCI_CONFIG_BASE		0x100

#define	SRAM_BASE       		0x100

#define	WAITING_SCB_TAILS		0x100

#define	WAITING_TID_HEAD		0x120

#define	WAITING_TID_TAIL		0x122

#define	NEXT_QUEUED_SCB_ADDR		0x124

#define	COMPLETE_SCB_HEAD		0x128

#define	COMPLETE_SCB_DMAINPROG_HEAD		0x12a

#define	COMPLETE_DMA_SCB_HEAD		0x12c

#define	COMPLETE_DMA_SCB_TAIL		0x12e

#define	COMPLETE_ON_QFREEZE_HEAD		0x130

#define	QFREEZE_COUNT   		0x132

#define	KERNEL_QFREEZE_COUNT		0x134

#define	SAVED_MODE      		0x136

#define	MSG_OUT         		0x137

#define	DMAPARAMS       		0x138
#define		PRELOADEN       	0x80
#define		WIDEODD         	0x40
#define		SCSIEN          	0x20
#define		SDMAENACK       	0x10
#define		SDMAEN          	0x10
#define		HDMAEN          	0x08
#define		HDMAENACK       	0x08
#define		DIRECTION       	0x04
#define		FIFOFLUSH       	0x02
#define		FIFORESET       	0x01

#define	SEQ_FLAGS       		0x139
#define		NOT_IDENTIFIED  	0x80
#define		NO_CDB_SENT     	0x40
#define		TARGET_CMD_IS_TAGGED	0x40
#define		DPHASE          	0x20
#define		TARG_CMD_PENDING	0x10
#define		CMDPHASE_PENDING	0x08
#define		DPHASE_PENDING  	0x04
#define		SPHASE_PENDING  	0x02
#define		NO_DISCONNECT   	0x01

#define	SAVED_SCSIID    		0x13a

#define	SAVED_LUN       		0x13b

#define	LASTPHASE       		0x13c
#define		PHASE_MASK      	0xe0
#define		CDI             	0x80
#define		IOI             	0x40
#define		MSGI            	0x20
#define		P_BUSFREE       	0x01
#define		P_MESGIN        	0xe0
#define		P_STATUS        	0xc0
#define		P_MESGOUT       	0xa0
#define		P_COMMAND       	0x80
#define		P_DATAIN_DT     	0x60
#define		P_DATAIN        	0x40
#define		P_DATAOUT_DT    	0x20
#define		P_DATAOUT       	0x00

#define	QOUTFIFO_ENTRY_VALID_TAG		0x13d

#define	KERNEL_TQINPOS  		0x13e

#define	TQINPOS         		0x13f

#define	SHARED_DATA_ADDR		0x140

#define	QOUTFIFO_NEXT_ADDR		0x144

#define	ARG_1           		0x148
#define	RETURN_1        		0x148
#define		SEND_MSG        	0x80
#define		SEND_SENSE      	0x40
#define		SEND_REJ        	0x20
#define		MSGOUT_PHASEMIS 	0x10
#define		EXIT_MSG_LOOP   	0x08
#define		CONT_MSG_LOOP_WRITE	0x04
#define		CONT_MSG_LOOP_READ	0x03
#define		CONT_MSG_LOOP_TARG	0x02

#define	ARG_2           		0x149
#define	RETURN_2        		0x149

#define	LAST_MSG        		0x14a

#define	SCSISEQ_TEMPLATE		0x14b
#define		MANUALCTL       	0x40
#define		ENSELI          	0x20
#define		ENRSELI         	0x10
#define		MANUALP         	0x0c
#define		ENAUTOATNP      	0x02
#define		ALTSTIM         	0x01

#define	INITIATOR_TAG   		0x14c

#define	SEQ_FLAGS2      		0x14d
#define		SELECTOUT_QFROZEN	0x04
#define		TARGET_MSG_PENDING	0x02
#define		PENDING_MK_MESSAGE	0x01

#define	ALLOCFIFO_SCBPTR		0x14e

#define	INT_COALESCING_TIMER		0x150

#define	INT_COALESCING_MAXCMDS		0x152

#define	INT_COALESCING_MINCMDS		0x153

#define	CMDS_PENDING    		0x154

#define	INT_COALESCING_CMDCOUNT		0x156

#define	LOCAL_HS_MAILBOX		0x157

#define	CMDSIZE_TABLE   		0x158

#define	MK_MESSAGE_SCB  		0x160

#define	MK_MESSAGE_SCSIID		0x162

#define	SCB_RESIDUAL_DATACNT		0x180
#define	SCB_CDB_STORE   		0x180
#define	SCB_HOST_CDB_PTR		0x180

#define	SCB_BASE        		0x180

#define	SCB_RESIDUAL_SGPTR		0x184
#define		SG_ADDR_MASK    	0xf8
#define		SG_OVERRUN_RESID	0x02

#define	SCB_SCSI_STATUS 		0x188
#define	SCB_HOST_CDB_LEN		0x188

#define	SCB_TARGET_PHASES		0x189

#define	SCB_TARGET_DATA_DIR		0x18a

#define	SCB_TARGET_ITAG 		0x18b

#define	SCB_SENSE_BUSADDR		0x18c
#define	SCB_NEXT_COMPLETE		0x18c

#define	SCB_TAG         		0x190
#define	SCB_FIFO_USE_COUNT		0x190

#define	SCB_CONTROL     		0x192
#define		TARGET_SCB      	0x80
#define		DISCENB         	0x40
#define		TAG_ENB         	0x20
#define		MK_MESSAGE      	0x10
#define		STATUS_RCVD     	0x08
#define		DISCONNECTED    	0x04
#define		SCB_TAG_TYPE    	0x03

#define	SCB_SCSIID      		0x193
#define		TID             	0xf0
#define		OID             	0x0f

#define	SCB_LUN         		0x194
#define		LID             	0xff

#define	SCB_TASK_ATTRIBUTE		0x195
#define		SCB_XFERLEN_ODD 	0x01

#define	SCB_CDB_LEN     		0x196
#define		SCB_CDB_LEN_PTR 	0x80

#define	SCB_TASK_MANAGEMENT		0x197

#define	SCB_DATAPTR     		0x198

#define	SCB_DATACNT     		0x1a0
#define		SG_LAST_SEG     	0x80
#define		SG_HIGH_ADDR_BITS	0x7f

#define	SCB_SGPTR       		0x1a4
#define		SG_STATUS_VALID 	0x04
#define		SG_FULL_RESID   	0x02
#define		SG_LIST_NULL    	0x01

#define	SCB_BUSADDR     		0x1a8

#define	SCB_NEXT        		0x1ac
#define	SCB_NEXT_SCB_BUSADDR		0x1ac

#define	SCB_NEXT2       		0x1ae

#define	SCB_SPARE       		0x1b0
#define	SCB_PKT_LUN     		0x1b0

#define	SCB_DISCONNECTED_LISTS		0x1b8


#define	STIMESEL_SHIFT	0x03
#define	STIMESEL_MIN	0x18
#define	INVALID_ADDR	0x80
#define	CMD_GROUP_CODE_SHIFT	0x05
#define	AHD_PRECOMP_MASK	0x07
#define	TARGET_DATA_IN	0x01
#define	SEEOP_EWEN_ADDR	0xc0
#define	NUMDSPS 	0x14
#define	DST_MODE_SHIFT	0x04
#define	CCSCBADDR_MAX	0x80
#define	AHD_ANNEXCOL_PER_DEV0	0x04
#define	TARGET_CMD_CMPLT	0xfe
#define	SEEOP_WRAL_ADDR	0x40
#define	BUS_8_BIT	0x00
#define	AHD_TIMER_MAX_US	0x18ffe7
#define	AHD_TIMER_MAX_TICKS	0xffff
#define	AHD_SENSE_BUFSIZE	0x100
#define	AHD_PRECOMP_SHIFT	0x00
#define	AHD_PRECOMP_CUTBACK_37	0x07
#define	AHD_ANNEXCOL_PRECOMP_SLEW	0x04
#define	AHD_AMPLITUDE_DEF	0x07
#define	WRTBIASCTL_HP_DEFAULT	0x00
#define	TID_SHIFT	0x04
#define	STATUS_QUEUE_FULL	0x28
#define	STATUS_BUSY	0x08
#define	SEEOP_EWDS_ADDR	0x00
#define	SCB_TRANSFER_SIZE_FULL_LUN	0x38
#define	MK_MESSAGE_BIT_OFFSET	0x04
#define	MAX_OFFSET_PACED	0xfe
#define	MAX_OFFSET_NON_PACED	0x7f
#define	LUNLEN_SINGLE_LEVEL_LUN	0x0f
#define	CCSGADDR_MAX	0x80
#define	B_CURRFIFO_0	0x02
#define	BUS_32_BIT	0x02
#define	AHD_TIMER_US_PER_TICK	0x19
#define	AHD_SLEWRATE_SHIFT	0x03
#define	AHD_SLEWRATE_MASK	0x78
#define	AHD_SLEWRATE_DEF_REVA	0x08
#define	AHD_PRECOMP_CUTBACK_29	0x06
#define	AHD_NUM_PER_DEV_ANNEXCOLS	0x04
#define	AHD_ANNEXCOL_AMPLITUDE	0x06
#define	AHD_AMPLITUDE_SHIFT	0x00
#define	AHD_AMPLITUDE_MASK	0x07
#define	STIMESEL_BUG_ADJ	0x08
#define	STATUS_PKT_SENSE	0xff
#define	SRC_MODE_SHIFT	0x00
#define	SEEOP_ERAL_ADDR	0x80
#define	NVRAM_SCB_OFFSET	0x2c
#define	MAX_OFFSET_PACED_BUG	0x7f
#define	CCSGRAM_MAXSEGS	0x10
#define	AHD_SLEWRATE_DEF_REVB	0x08
#define	AHD_PRECOMP_CUTBACK_17	0x04
#define	SCB_TRANSFER_SIZE_1BYTE_LUN	0x30
#define	PKT_OVERRUN_BUFSIZE	0x200
#define	MAX_OFFSET	0xfe
#define	HOST_MSG	0xff
#define	BUS_16_BIT	0x01


/* Downloaded Constant Definitions */
#define	SG_SIZEOF	0x04
#define	SG_PREFETCH_ALIGN_MASK	0x02
#define	SG_PREFETCH_CNT_LIMIT	0x01
#define	CACHELINE_MASK	0x07
#define	SCB_TRANSFER_SIZE	0x06
#define	PKT_OVERRUN_BUFOFFSET	0x05
#define	SG_PREFETCH_ADDR_MASK	0x03
#define	SG_PREFETCH_CNT	0x00
#define	DOWNLOAD_CONST_COUNT	0x08


/* Exported Labels */
#define	LABEL_timer_isr	0x28b
#define	LABEL_seq_isr 	0x28f
OpenPOWER on IntegriCloud