summaryrefslogtreecommitdiffstats
path: root/drivers/net/ethernet/intel/ice/ice_hw_autogen.h
blob: 1b9e2ef48a9dc6ed1a915fc9905b33c53bc22bfd (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c) 2018, Intel Corporation. */

/* Machine-generated file */

#ifndef _ICE_HW_AUTOGEN_H_
#define _ICE_HW_AUTOGEN_H_

#define QTX_COMM_DBELL(_DBQM)		(0x002C0000 + ((_DBQM) * 4))
#define PF_FW_ARQBAH			0x00080180
#define PF_FW_ARQBAL			0x00080080
#define PF_FW_ARQH			0x00080380
#define PF_FW_ARQH_ARQH_S		0
#define PF_FW_ARQH_ARQH_M		ICE_M(0x3FF, PF_FW_ARQH_ARQH_S)
#define PF_FW_ARQLEN			0x00080280
#define PF_FW_ARQLEN_ARQLEN_S		0
#define PF_FW_ARQLEN_ARQLEN_M		ICE_M(0x3FF, PF_FW_ARQLEN_ARQLEN_S)
#define PF_FW_ARQLEN_ARQVFE_S		28
#define PF_FW_ARQLEN_ARQVFE_M		BIT(PF_FW_ARQLEN_ARQVFE_S)
#define PF_FW_ARQLEN_ARQOVFL_S		29
#define PF_FW_ARQLEN_ARQOVFL_M		BIT(PF_FW_ARQLEN_ARQOVFL_S)
#define PF_FW_ARQLEN_ARQCRIT_S		30
#define PF_FW_ARQLEN_ARQCRIT_M		BIT(PF_FW_ARQLEN_ARQCRIT_S)
#define PF_FW_ARQLEN_ARQENABLE_S	31
#define PF_FW_ARQLEN_ARQENABLE_M	BIT(PF_FW_ARQLEN_ARQENABLE_S)
#define PF_FW_ARQT			0x00080480
#define PF_FW_ATQBAH			0x00080100
#define PF_FW_ATQBAL			0x00080000
#define PF_FW_ATQH			0x00080300
#define PF_FW_ATQH_ATQH_S		0
#define PF_FW_ATQH_ATQH_M		ICE_M(0x3FF, PF_FW_ATQH_ATQH_S)
#define PF_FW_ATQLEN			0x00080200
#define PF_FW_ATQLEN_ATQLEN_S		0
#define PF_FW_ATQLEN_ATQLEN_M		ICE_M(0x3FF, PF_FW_ATQLEN_ATQLEN_S)
#define PF_FW_ATQLEN_ATQVFE_S		28
#define PF_FW_ATQLEN_ATQVFE_M		BIT(PF_FW_ATQLEN_ATQVFE_S)
#define PF_FW_ATQLEN_ATQOVFL_S		29
#define PF_FW_ATQLEN_ATQOVFL_M		BIT(PF_FW_ATQLEN_ATQOVFL_S)
#define PF_FW_ATQLEN_ATQCRIT_S		30
#define PF_FW_ATQLEN_ATQCRIT_M		BIT(PF_FW_ATQLEN_ATQCRIT_S)
#define PF_FW_ATQLEN_ATQENABLE_S	31
#define PF_FW_ATQLEN_ATQENABLE_M	BIT(PF_FW_ATQLEN_ATQENABLE_S)
#define PF_FW_ATQT			0x00080400

#define GLFLXP_RXDID_FLAGS(_i, _j)		(0x0045D000 + ((_i) * 4 + (_j) * 256))
#define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_S	0
#define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_M	ICE_M(0x3F, GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_S)
#define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_1_S	8
#define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_1_M	ICE_M(0x3F, GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_1_S)
#define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_2_S	16
#define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_2_M	ICE_M(0x3F, GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_2_S)
#define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_3_S	24
#define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_3_M	ICE_M(0x3F, GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_3_S)
#define GLFLXP_RXDID_FLX_WRD_0(_i)		(0x0045c800 + ((_i) * 4))
#define GLFLXP_RXDID_FLX_WRD_0_PROT_MDID_S	0
#define GLFLXP_RXDID_FLX_WRD_0_PROT_MDID_M	ICE_M(0xFF, GLFLXP_RXDID_FLX_WRD_0_PROT_MDID_S)
#define GLFLXP_RXDID_FLX_WRD_0_RXDID_OPCODE_S	30
#define GLFLXP_RXDID_FLX_WRD_0_RXDID_OPCODE_M	ICE_M(0x3, GLFLXP_RXDID_FLX_WRD_0_RXDID_OPCODE_S)
#define GLFLXP_RXDID_FLX_WRD_1(_i)		(0x0045c900 + ((_i) * 4))
#define GLFLXP_RXDID_FLX_WRD_1_PROT_MDID_S	0
#define GLFLXP_RXDID_FLX_WRD_1_PROT_MDID_M	ICE_M(0xFF, GLFLXP_RXDID_FLX_WRD_1_PROT_MDID_S)
#define GLFLXP_RXDID_FLX_WRD_1_RXDID_OPCODE_S	30
#define GLFLXP_RXDID_FLX_WRD_1_RXDID_OPCODE_M	ICE_M(0x3, GLFLXP_RXDID_FLX_WRD_1_RXDID_OPCODE_S)
#define GLFLXP_RXDID_FLX_WRD_2(_i)		(0x0045ca00 + ((_i) * 4))
#define GLFLXP_RXDID_FLX_WRD_2_PROT_MDID_S	0
#define GLFLXP_RXDID_FLX_WRD_2_PROT_MDID_M	ICE_M(0xFF, GLFLXP_RXDID_FLX_WRD_2_PROT_MDID_S)
#define GLFLXP_RXDID_FLX_WRD_2_RXDID_OPCODE_S	30
#define GLFLXP_RXDID_FLX_WRD_2_RXDID_OPCODE_M	ICE_M(0x3, GLFLXP_RXDID_FLX_WRD_2_RXDID_OPCODE_S)
#define GLFLXP_RXDID_FLX_WRD_3(_i)		(0x0045cb00 + ((_i) * 4))
#define GLFLXP_RXDID_FLX_WRD_3_PROT_MDID_S	0
#define GLFLXP_RXDID_FLX_WRD_3_PROT_MDID_M	ICE_M(0xFF, GLFLXP_RXDID_FLX_WRD_3_PROT_MDID_S)
#define GLFLXP_RXDID_FLX_WRD_3_RXDID_OPCODE_S	30
#define GLFLXP_RXDID_FLX_WRD_3_RXDID_OPCODE_M	ICE_M(0x3, GLFLXP_RXDID_FLX_WRD_3_RXDID_OPCODE_S)

#define QRXFLXP_CNTXT(_QRX)		(0x00480000 + ((_QRX) * 4))
#define QRXFLXP_CNTXT_RXDID_IDX_S	0
#define QRXFLXP_CNTXT_RXDID_IDX_M	ICE_M(0x3F, QRXFLXP_CNTXT_RXDID_IDX_S)
#define QRXFLXP_CNTXT_RXDID_PRIO_S	8
#define QRXFLXP_CNTXT_RXDID_PRIO_M	ICE_M(0x7, QRXFLXP_CNTXT_RXDID_PRIO_S)
#define QRXFLXP_CNTXT_TS_S		11
#define QRXFLXP_CNTXT_TS_M		BIT(QRXFLXP_CNTXT_TS_S)
#define GLGEN_RSTAT			0x000B8188
#define GLGEN_RSTAT_DEVSTATE_S		0
#define GLGEN_RSTAT_DEVSTATE_M		ICE_M(0x3, GLGEN_RSTAT_DEVSTATE_S)
#define GLGEN_RSTCTL			0x000B8180
#define GLGEN_RSTCTL_GRSTDEL_S		0
#define GLGEN_RSTCTL_GRSTDEL_M		ICE_M(0x3F, GLGEN_RSTCTL_GRSTDEL_S)
#define GLGEN_RSTAT_RESET_TYPE_S	2
#define GLGEN_RSTAT_RESET_TYPE_M	ICE_M(0x3, GLGEN_RSTAT_RESET_TYPE_S)
#define GLGEN_RTRIG			0x000B8190
#define GLGEN_RTRIG_CORER_S		0
#define GLGEN_RTRIG_CORER_M		BIT(GLGEN_RTRIG_CORER_S)
#define GLGEN_RTRIG_GLOBR_S		1
#define GLGEN_RTRIG_GLOBR_M		BIT(GLGEN_RTRIG_GLOBR_S)
#define GLGEN_STAT			0x000B612C
#define PFGEN_CTRL			0x00091000
#define PFGEN_CTRL_PFSWR_S		0
#define PFGEN_CTRL_PFSWR_M		BIT(PFGEN_CTRL_PFSWR_S)
#define PFGEN_STATE			0x00088000
#define PRTGEN_STATUS			0x000B8100
#define PFHMC_ERRORDATA			0x00520500
#define PFHMC_ERRORINFO			0x00520400
#define GLINT_DYN_CTL(_INT)		(0x00160000 + ((_INT) * 4))
#define GLINT_DYN_CTL_INTENA_S		0
#define GLINT_DYN_CTL_INTENA_M		BIT(GLINT_DYN_CTL_INTENA_S)
#define GLINT_DYN_CTL_CLEARPBA_S	1
#define GLINT_DYN_CTL_CLEARPBA_M	BIT(GLINT_DYN_CTL_CLEARPBA_S)
#define GLINT_DYN_CTL_SWINT_TRIG_S	2
#define GLINT_DYN_CTL_SWINT_TRIG_M	BIT(GLINT_DYN_CTL_SWINT_TRIG_S)
#define GLINT_DYN_CTL_ITR_INDX_S	3
#define GLINT_DYN_CTL_SW_ITR_INDX_S	25
#define GLINT_DYN_CTL_SW_ITR_INDX_M	ICE_M(0x3, GLINT_DYN_CTL_SW_ITR_INDX_S)
#define GLINT_DYN_CTL_INTENA_MSK_S	31
#define GLINT_DYN_CTL_INTENA_MSK_M	BIT(GLINT_DYN_CTL_INTENA_MSK_S)
#define GLINT_ITR(_i, _INT)		(0x00154000 + ((_i) * 8192 + (_INT) * 4))
#define PFINT_FW_CTL			0x0016C800
#define PFINT_FW_CTL_MSIX_INDX_S	0
#define PFINT_FW_CTL_MSIX_INDX_M	ICE_M(0x7FF, PFINT_FW_CTL_MSIX_INDX_S)
#define PFINT_FW_CTL_ITR_INDX_S		11
#define PFINT_FW_CTL_ITR_INDX_M		ICE_M(0x3, PFINT_FW_CTL_ITR_INDX_S)
#define PFINT_FW_CTL_CAUSE_ENA_S	30
#define PFINT_FW_CTL_CAUSE_ENA_M	BIT(PFINT_FW_CTL_CAUSE_ENA_S)
#define PFINT_OICR			0x0016CA00
#define PFINT_OICR_INTEVENT_S		0
#define PFINT_OICR_INTEVENT_M		BIT(PFINT_OICR_INTEVENT_S)
#define PFINT_OICR_HLP_RDY_S		14
#define PFINT_OICR_HLP_RDY_M		BIT(PFINT_OICR_HLP_RDY_S)
#define PFINT_OICR_CPM_RDY_S		15
#define PFINT_OICR_CPM_RDY_M		BIT(PFINT_OICR_CPM_RDY_S)
#define PFINT_OICR_ECC_ERR_S		16
#define PFINT_OICR_ECC_ERR_M		BIT(PFINT_OICR_ECC_ERR_S)
#define PFINT_OICR_MAL_DETECT_S		19
#define PFINT_OICR_MAL_DETECT_M		BIT(PFINT_OICR_MAL_DETECT_S)
#define PFINT_OICR_GRST_S		20
#define PFINT_OICR_GRST_M		BIT(PFINT_OICR_GRST_S)
#define PFINT_OICR_PCI_EXCEPTION_S	21
#define PFINT_OICR_PCI_EXCEPTION_M	BIT(PFINT_OICR_PCI_EXCEPTION_S)
#define PFINT_OICR_GPIO_S		22
#define PFINT_OICR_GPIO_M		BIT(PFINT_OICR_GPIO_S)
#define PFINT_OICR_STORM_DETECT_S	24
#define PFINT_OICR_STORM_DETECT_M	BIT(PFINT_OICR_STORM_DETECT_S)
#define PFINT_OICR_HMC_ERR_S		26
#define PFINT_OICR_HMC_ERR_M		BIT(PFINT_OICR_HMC_ERR_S)
#define PFINT_OICR_PE_CRITERR_S		28
#define PFINT_OICR_PE_CRITERR_M		BIT(PFINT_OICR_PE_CRITERR_S)
#define PFINT_OICR_CTL			0x0016CA80
#define PFINT_OICR_CTL_MSIX_INDX_S	0
#define PFINT_OICR_CTL_MSIX_INDX_M	ICE_M(0x7FF, PFINT_OICR_CTL_MSIX_INDX_S)
#define PFINT_OICR_CTL_ITR_INDX_S	11
#define PFINT_OICR_CTL_ITR_INDX_M	ICE_M(0x3, PFINT_OICR_CTL_ITR_INDX_S)
#define PFINT_OICR_CTL_CAUSE_ENA_S	30
#define PFINT_OICR_CTL_CAUSE_ENA_M	BIT(PFINT_OICR_CTL_CAUSE_ENA_S)
#define PFINT_OICR_ENA			0x0016C900
#define QINT_RQCTL(_QRX)		(0x00150000 + ((_QRX) * 4))
#define QINT_RQCTL_MSIX_INDX_S		0
#define QINT_RQCTL_ITR_INDX_S		11
#define QINT_RQCTL_CAUSE_ENA_S		30
#define QINT_RQCTL_CAUSE_ENA_M		BIT(QINT_RQCTL_CAUSE_ENA_S)
#define QINT_TQCTL(_DBQM)		(0x00140000 + ((_DBQM) * 4))
#define QINT_TQCTL_MSIX_INDX_S		0
#define QINT_TQCTL_ITR_INDX_S		11
#define QINT_TQCTL_CAUSE_ENA_S		30
#define QINT_TQCTL_CAUSE_ENA_M		BIT(QINT_TQCTL_CAUSE_ENA_S)
#define GLLAN_RCTL_0			0x002941F8
#define QRX_CONTEXT(_i, _QRX)		(0x00280000 + ((_i) * 8192 + (_QRX) * 4))
#define QRX_CTRL(_QRX)			(0x00120000 + ((_QRX) * 4))
#define QRX_CTRL_MAX_INDEX		2047
#define QRX_CTRL_QENA_REQ_S		0
#define QRX_CTRL_QENA_REQ_M		BIT(QRX_CTRL_QENA_REQ_S)
#define QRX_CTRL_QENA_STAT_S		2
#define QRX_CTRL_QENA_STAT_M		BIT(QRX_CTRL_QENA_STAT_S)
#define QRX_ITR(_QRX)			(0x00292000 + ((_QRX) * 4))
#define QRX_TAIL(_QRX)			(0x00290000 + ((_QRX) * 4))
#define GLNVM_FLA			0x000B6108
#define GLNVM_FLA_LOCKED_S		6
#define GLNVM_FLA_LOCKED_M		BIT(GLNVM_FLA_LOCKED_S)
#define GLNVM_GENS			0x000B6100
#define GLNVM_GENS_SR_SIZE_S		5
#define GLNVM_GENS_SR_SIZE_M		ICE_M(0x7, GLNVM_GENS_SR_SIZE_S)
#define GLNVM_ULD			0x000B6008
#define GLNVM_ULD_CORER_DONE_S		3
#define GLNVM_ULD_CORER_DONE_M		BIT(GLNVM_ULD_CORER_DONE_S)
#define GLNVM_ULD_GLOBR_DONE_S		4
#define GLNVM_ULD_GLOBR_DONE_M		BIT(GLNVM_ULD_GLOBR_DONE_S)
#define PF_FUNC_RID			0x0009E880
#define PF_FUNC_RID_FUNC_NUM_S		0
#define PF_FUNC_RID_FUNC_NUM_M		ICE_M(0x7, PF_FUNC_RID_FUNC_NUM_S)
#define GLPRT_BPRCH(_i)			(0x00381384 + ((_i) * 8))
#define GLPRT_BPRCL(_i)			(0x00381380 + ((_i) * 8))
#define GLPRT_BPTCH(_i)			(0x00381244 + ((_i) * 8))
#define GLPRT_BPTCL(_i)			(0x00381240 + ((_i) * 8))
#define GLPRT_CRCERRS(_i)		(0x00380100 + ((_i) * 8))
#define GLPRT_GORCH(_i)			(0x00380004 + ((_i) * 8))
#define GLPRT_GORCL(_i)			(0x00380000 + ((_i) * 8))
#define GLPRT_GOTCH(_i)			(0x00380B44 + ((_i) * 8))
#define GLPRT_GOTCL(_i)			(0x00380B40 + ((_i) * 8))
#define GLPRT_ILLERRC(_i)		(0x003801C0 + ((_i) * 8))
#define GLPRT_LXOFFRXC(_i)		(0x003802C0 + ((_i) * 8))
#define GLPRT_LXOFFTXC(_i)		(0x00381180 + ((_i) * 8))
#define GLPRT_LXONRXC(_i)		(0x00380280 + ((_i) * 8))
#define GLPRT_LXONTXC(_i)		(0x00381140 + ((_i) * 8))
#define GLPRT_MLFC(_i)			(0x00380040 + ((_i) * 8))
#define GLPRT_MPRCH(_i)			(0x00381344 + ((_i) * 8))
#define GLPRT_MPRCL(_i)			(0x00381340 + ((_i) * 8))
#define GLPRT_MPTCH(_i)			(0x00381204 + ((_i) * 8))
#define GLPRT_MPTCL(_i)			(0x00381200 + ((_i) * 8))
#define GLPRT_MRFC(_i)			(0x00380080 + ((_i) * 8))
#define GLPRT_PRC1023H(_i)		(0x00380A04 + ((_i) * 8))
#define GLPRT_PRC1023L(_i)		(0x00380A00 + ((_i) * 8))
#define GLPRT_PRC127H(_i)		(0x00380944 + ((_i) * 8))
#define GLPRT_PRC127L(_i)		(0x00380940 + ((_i) * 8))
#define GLPRT_PRC1522H(_i)		(0x00380A44 + ((_i) * 8))
#define GLPRT_PRC1522L(_i)		(0x00380A40 + ((_i) * 8))
#define GLPRT_PRC255H(_i)		(0x00380984 + ((_i) * 8))
#define GLPRT_PRC255L(_i)		(0x00380980 + ((_i) * 8))
#define GLPRT_PRC511H(_i)		(0x003809C4 + ((_i) * 8))
#define GLPRT_PRC511L(_i)		(0x003809C0 + ((_i) * 8))
#define GLPRT_PRC64H(_i)		(0x00380904 + ((_i) * 8))
#define GLPRT_PRC64L(_i)		(0x00380900 + ((_i) * 8))
#define GLPRT_PRC9522H(_i)		(0x00380A84 + ((_i) * 8))
#define GLPRT_PRC9522L(_i)		(0x00380A80 + ((_i) * 8))
#define GLPRT_PTC1023H(_i)		(0x00380C84 + ((_i) * 8))
#define GLPRT_PTC1023L(_i)		(0x00380C80 + ((_i) * 8))
#define GLPRT_PTC127H(_i)		(0x00380BC4 + ((_i) * 8))
#define GLPRT_PTC127L(_i)		(0x00380BC0 + ((_i) * 8))
#define GLPRT_PTC1522H(_i)		(0x00380CC4 + ((_i) * 8))
#define GLPRT_PTC1522L(_i)		(0x00380CC0 + ((_i) * 8))
#define GLPRT_PTC255H(_i)		(0x00380C04 + ((_i) * 8))
#define GLPRT_PTC255L(_i)		(0x00380C00 + ((_i) * 8))
#define GLPRT_PTC511H(_i)		(0x00380C44 + ((_i) * 8))
#define GLPRT_PTC511L(_i)		(0x00380C40 + ((_i) * 8))
#define GLPRT_PTC64H(_i)		(0x00380B84 + ((_i) * 8))
#define GLPRT_PTC64L(_i)		(0x00380B80 + ((_i) * 8))
#define GLPRT_PTC9522H(_i)		(0x00380D04 + ((_i) * 8))
#define GLPRT_PTC9522L(_i)		(0x00380D00 + ((_i) * 8))
#define GLPRT_RFC(_i)			(0x00380AC0 + ((_i) * 8))
#define GLPRT_RJC(_i)			(0x00380B00 + ((_i) * 8))
#define GLPRT_RLEC(_i)			(0x00380140 + ((_i) * 8))
#define GLPRT_ROC(_i)			(0x00380240 + ((_i) * 8))
#define GLPRT_RUC(_i)			(0x00380200 + ((_i) * 8))
#define GLPRT_TDOLD(_i)			(0x00381280 + ((_i) * 8))
#define GLPRT_UPRCH(_i)			(0x00381304 + ((_i) * 8))
#define GLPRT_UPRCL(_i)			(0x00381300 + ((_i) * 8))
#define GLPRT_UPTCH(_i)			(0x003811C4 + ((_i) * 8))
#define GLPRT_UPTCL(_i)			(0x003811C0 + ((_i) * 8))
#define GLV_BPRCH(_i)			(0x003B6004 + ((_i) * 8))
#define GLV_BPRCL(_i)			(0x003B6000 + ((_i) * 8))
#define GLV_BPTCH(_i)			(0x0030E004 + ((_i) * 8))
#define GLV_BPTCL(_i)			(0x0030E000 + ((_i) * 8))
#define GLV_GORCH(_i)			(0x003B0004 + ((_i) * 8))
#define GLV_GORCL(_i)			(0x003B0000 + ((_i) * 8))
#define GLV_GOTCH(_i)			(0x00300004 + ((_i) * 8))
#define GLV_GOTCL(_i)			(0x00300000 + ((_i) * 8))
#define GLV_MPRCH(_i)			(0x003B4004 + ((_i) * 8))
#define GLV_MPRCL(_i)			(0x003B4000 + ((_i) * 8))
#define GLV_MPTCH(_i)			(0x0030C004 + ((_i) * 8))
#define GLV_MPTCL(_i)			(0x0030C000 + ((_i) * 8))
#define GLV_RDPC(_i)			(0x00294C04 + ((_i) * 4))
#define GLV_TEPC(_VSI)			(0x00312000 + ((_VSI) * 4))
#define GLV_UPRCH(_i)			(0x003B2004 + ((_i) * 8))
#define GLV_UPRCL(_i)			(0x003B2000 + ((_i) * 8))
#define GLV_UPTCH(_i)			(0x0030A004 + ((_i) * 8))
#define GLV_UPTCL(_i)			(0x0030A000 + ((_i) * 8))
#define VSIQF_HKEY_MAX_INDEX		12

#endif /* _ICE_HW_AUTOGEN_H_ */
OpenPOWER on IntegriCloud