summaryrefslogtreecommitdiffstats
path: root/arch/s390/include/asm/barrier.h
blob: 10a508802940201e9919da07138033f1edcb6f78 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
/*
 * Copyright IBM Corp. 1999, 2009
 *
 * Author(s): Martin Schwidefsky <schwidefsky@de.ibm.com>
 */

#ifndef __ASM_BARRIER_H
#define __ASM_BARRIER_H

/*
 * Force strict CPU ordering.
 * And yes, this is required on UP too when we're talking
 * to devices.
 */

static inline void mb(void)
{
#ifdef CONFIG_HAVE_MARCH_Z196_FEATURES
	/* Fast-BCR without checkpoint synchronization */
	asm volatile("bcr 14,0" : : : "memory");
#else
	asm volatile("bcr 15,0" : : : "memory");
#endif
}

#define rmb()				mb()
#define wmb()				mb()
#define read_barrier_depends()		do { } while(0)
#define smp_mb()			mb()
#define smp_rmb()			rmb()
#define smp_wmb()			wmb()
#define smp_read_barrier_depends()	read_barrier_depends()
#define smp_mb__before_clear_bit()	smp_mb()
#define smp_mb__after_clear_bit()	smp_mb()

#define set_mb(var, value)		do { var = value; mb(); } while (0)

#endif /* __ASM_BARRIER_H */
OpenPOWER on IntegriCloud