summaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm/mach-rc32434/timer.h
blob: e49b1d57a01728ebdc348205dc5cc7fb511565e3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
/*
 *  Definitions for timer registers
 *
 *  Copyright 2004 Philip Rischel <rischelp@idt.com>
 *  Copyright 2008 Florian Fainelli <florian@openwrt.org>
 *
 *  This program is free software; you can redistribute  it and/or modify it
 *  under  the terms of  the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the  License, or (at your
 *  option) any later version.
 *
 *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
 *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
 *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN
 *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
 *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
 *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  You should have received a copy of the  GNU General Public License along
 *  with this program; if not, write  to the Free Software Foundation, Inc.,
 *  675 Mass Ave, Cambridge, MA 02139, USA.
 *
 */

#ifndef __ASM_RC32434_TIMER_H
#define __ASM_RC32434_TIMER_H

#include <asm/mach-rc32434/rb.h>

#define TIMER0_BASE_ADDR		0x18028000
#define TIMER_COUNT			3

struct timer_counter {
	u32 count;
	u32 compare;
	u32 ctc;		/*use CTC_ */
};

struct timer {
	struct timer_counter tim[TIMER_COUNT];
	u32 rcount;	/* use RCOUNT_ */
	u32 rcompare;	/* use RCOMPARE_ */
	u32 rtc;	/* use RTC_ */
};

#define RC32434_CTC_EN_BIT		0
#define RC32434_CTC_TO_BIT		1

/* Real time clock registers */
#define RC32434_RTC_MSK(x)              BIT_TO_MASK(x)
#define RC32434_RTC_CE_BIT              0
#define RC32434_RTC_TO_BIT              1
#define RC32434_RTC_RQE_BIT             2

/* Counter registers */
#define RC32434_RCOUNT_BIT              0
#define RC32434_RCOUNT_MSK              0x0000ffff
#define RC32434_RCOMP_BIT               0
#define RC32434_RCOMP_MSK               0x0000ffff

#endif  /* __ASM_RC32434_TIMER_H */
OpenPOWER on IntegriCloud