summaryrefslogtreecommitdiffstats
path: root/arch/m68k/lib/memset.c
blob: d55fdb2ee9d3f0ad9b67e699b17f10e856982dde (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
#include <linux/types.h>

void * memset(void * s, int c, size_t count)
{
  void *xs = s;
  size_t temp, temp1;

  if (!count)
    return xs;
  c &= 0xff;
  c |= c << 8;
  c |= c << 16;
  if ((long) s & 1)
    {
      char *cs = s;
      *cs++ = c;
      s = cs;
      count--;
    }
  if (count > 2 && (long) s & 2)
    {
      short *ss = s;
      *ss++ = c;
      s = ss;
      count -= 2;
    }
  temp = count >> 2;
  if (temp)
    {
      long *ls = s;

      __asm__ __volatile__("movel %1,%2\n\t"
			   "andw  #7,%2\n\t"
			   "lsrl  #3,%1\n\t"
			   "negw  %2\n\t"
			   "jmp   %%pc@(2f,%2:w:2)\n\t"
			   "1:\t"
			   "movel %3,%0@+\n\t"
			   "movel %3,%0@+\n\t"
			   "movel %3,%0@+\n\t"
			   "movel %3,%0@+\n\t"
			   "movel %3,%0@+\n\t"
			   "movel %3,%0@+\n\t"
			   "movel %3,%0@+\n\t"
			   "movel %3,%0@+\n\t"
			   "2:\t"
			   "dbra  %1,1b\n\t"
			   "clrw  %1\n\t"
			   "subql #1,%1\n\t"
			   "jpl   1b\n\t"
			   : "=a" (ls), "=d" (temp), "=&d" (temp1)
			   : "d" (c), "0" (ls), "1" (temp)
			   );
      s = ls;
    }
  if (count & 2)
    {
      short *ss = s;
      *ss++ = c;
      s = ss;
    }
  if (count & 1)
    {
      char *cs = s;
      *cs = c;
    }
  return xs;
}
OpenPOWER on IntegriCloud