summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-stmp378x/include/mach/regs-spdif.h
blob: 801539848c28d1fb1de2117e764e62b6143f0f4d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
/*
 * stmp378x: SPDIF register definitions
 *
 * Copyright (c) 2008 Freescale Semiconductor
 * Copyright 2008 Embedded Alley Solutions, Inc All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
 */
#define REGS_SPDIF_BASE	(STMP3XXX_REGS_BASE + 0x54000)
#define REGS_SPDIF_PHYS	0x80054000
#define REGS_SPDIF_SIZE	0x2000

#define HW_SPDIF_CTRL		0x0
#define BM_SPDIF_CTRL_RUN	0x00000001
#define BP_SPDIF_CTRL_RUN	0
#define BM_SPDIF_CTRL_FIFO_ERROR_IRQ_EN	0x00000002
#define BM_SPDIF_CTRL_FIFO_OVERFLOW_IRQ	0x00000004
#define BM_SPDIF_CTRL_FIFO_UNDERFLOW_IRQ	0x00000008
#define BM_SPDIF_CTRL_WORD_LENGTH	0x00000010
#define BM_SPDIF_CTRL_CLKGATE	0x40000000
#define BM_SPDIF_CTRL_SFTRST	0x80000000

#define HW_SPDIF_STAT		0x10

#define HW_SPDIF_FRAMECTRL	0x20

#define HW_SPDIF_SRR		0x30
#define BM_SPDIF_SRR_RATE	0x000FFFFF
#define BP_SPDIF_SRR_RATE	0
#define BM_SPDIF_SRR_BASEMULT	0x70000000
#define BP_SPDIF_SRR_BASEMULT	28

#define HW_SPDIF_DEBUG		0x40

#define HW_SPDIF_DATA		0x50

#define HW_SPDIF_VERSION	0x60
OpenPOWER on IntegriCloud