summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-davinci/include/mach/debug-macro.S
blob: f761dfdb8689b3f191e784b228731d2eff12fbe0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
/*
 * Debugging macro for DaVinci
 *
 * Author: Kevin Hilman, MontaVista Software, Inc. <source@mvista.com>
 *
 * 2007 (c) MontaVista Software, Inc. This file is licensed under
 * the terms of the GNU General Public License version 2. This program
 * is licensed "as is" without any warranty of any kind, whether express
 * or implied.
 */

/* Modifications
 * Jan 2009	Chaithrika U S	Added senduart, busyuart, waituart
 *				macros, based on debug-8250.S file
 *				but using 32-bit accesses required for
 *                              some davinci devices.
 */

#include <linux/serial_reg.h>

#include <asm/memory.h>

#include <mach/serial.h>

#define UART_SHIFT	2

		.pushsection .data
davinci_uart_phys:	.word	0
davinci_uart_virt:	.word	0
		.popsection

		.macro addruart, rx, tmp

		/* Use davinci_uart_phys/virt if already configured */
10:		mrc	p15, 0, \rx, c1, c0
		tst	\rx, #1			@ MMU enabled?
		ldreq	\rx, =__virt_to_phys(davinci_uart_phys)
		ldrne	\rx, =davinci_uart_virt
		ldr	\rx, [\rx]
		cmp	\rx, #0			@ is port configured?
		bne	99f			@ already configured

		mrc	p15, 0, \rx, c1, c0
		tst	\rx, #1			@ MMU enabled?

		/* Copy uart phys address from decompressor uart info */
		ldreq	\tmp, =__virt_to_phys(davinci_uart_phys)
		ldrne	\tmp, =davinci_uart_phys
		ldreq	\rx, =DAVINCI_UART_INFO
		ldrne	\rx, =__phys_to_virt(DAVINCI_UART_INFO)
		ldr	\rx, [\rx, #0]
		str	\rx, [\tmp]

		/* Copy uart virt address from decompressor uart info */
		ldreq	\tmp, =__virt_to_phys(davinci_uart_virt)
		ldrne	\tmp, =davinci_uart_virt
		ldreq	\rx, =DAVINCI_UART_INFO
		ldrne	\rx, =__phys_to_virt(DAVINCI_UART_INFO)
		ldr	\rx, [\rx, #4]
		str	\rx, [\tmp]

		b	10b
99:
		.endm

		.macro	senduart,rd,rx
		str	\rd, [\rx, #UART_TX << UART_SHIFT]
		.endm

		.macro	busyuart,rd,rx
1002:		ldr	\rd, [\rx, #UART_LSR << UART_SHIFT]
		and	\rd, \rd, #UART_LSR_TEMT | UART_LSR_THRE
		teq	\rd, #UART_LSR_TEMT | UART_LSR_THRE
		bne	1002b
		.endm

		.macro	waituart,rd,rx
#ifdef FLOW_CONTROL
1001:		ldr	\rd, [\rx, #UART_MSR << UART_SHIFT]
		tst	\rd, #UART_MSR_CTS
		beq	1001b
#endif
		.endm

OpenPOWER on IntegriCloud