summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/timer/allwinner,sunxi-timer.txt
blob: 0c7b64e95a619e01c91a6e40a74e96c538f646f6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
Allwinner A1X SoCs Timer Controller

Required properties:

- compatible : should be "allwinner,sunxi-timer"
- reg : Specifies base physical address and size of the registers.
- interrupts : The interrupt of the first timer
- clocks: phandle to the source clock (usually a 24 MHz fixed clock)

Example:

timer {
	compatible = "allwinner,sunxi-timer";
	reg = <0x01c20c00 0x400>;
	interrupts = <22>;
	clocks = <&osc>;
};
OpenPOWER on IntegriCloud