summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/clock/st/st,clkgen-mux.txt
blob: 943e0808e21290fbd6443e1b399e7ddc06fd804f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
Binding for a ST multiplexed clock driver.

This binding supports only simple indexed multiplexers, it does not
support table based parent index to hardware value translations.

This binding uses the common clock binding[1].

[1] Documentation/devicetree/bindings/clock/clock-bindings.txt

Required properties:

- compatible : shall be:
	"st,stih416-clkgenc-vcc-hd",	"st,clkgen-mux"
	"st,stih416-clkgenf-vcc-fvdp",	"st,clkgen-mux"
	"st,stih416-clkgenf-vcc-hva", 	"st,clkgen-mux"
	"st,stih416-clkgenf-vcc-hd",	"st,clkgen-mux"
	"st,stih416-clkgenf-vcc-sd",	"st,clkgen-mux"
	"st,stih415-clkgen-a9-mux",	"st,clkgen-mux"
	"st,stih416-clkgen-a9-mux",	"st,clkgen-mux"


- #clock-cells : from common clock binding; shall be set to 0.

- reg : A Base address and length of the register set.

- clocks : from common clock binding

Example:

	CLK_M_HVA: CLK_M_HVA {
		#clock-cells = <0>;
		compatible = "st,stih416-clkgenf-vcc-hva", "st,clkgen-mux";
		reg = <0xfd690868 4>;

		clocks = <&CLOCKGEN_F 1>, <&CLK_M_A1_DIV0 3>;
	};
OpenPOWER on IntegriCloud