summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/arm/msm/timer.txt
blob: 8c5907b9cae84724ab30500cff9772838d8975d6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
* MSM Timer

Properties:

- compatible : Should at least contain "qcom,msm-timer". More specific
  properties such as "qcom,msm-gpt" and "qcom,msm-dgt" specify a general
  purpose timer and a debug timer respectively.

- interrupts : Interrupt indicating a match event.

- reg : Specifies the base address of the timer registers. The second region
  specifies an optional register used to configure the clock divider.

- clock-frequency : The frequency of the timer in Hz.

Optional:

- cpu-offset : per-cpu offset used when the timer is accessed without the
  CPU remapping facilities. The offset is cpu-offset * cpu-nr.

Example:

       timer@200a004 {
               compatible = "qcom,msm-gpt", "qcom,msm-timer";
               interrupts = <1 2 0x301>;
               reg = <0x0200a004 0x10>;
               clock-frequency = <32768>;
               cpu-offset = <0x40000>;
       };

       timer@200a024 {
               compatible = "qcom,msm-dgt", "qcom,msm-timer";
               interrupts = <1 3 0x301>;
               reg = <0x0200a024 0x10>,
                     <0x0200a034 0x4>;
               clock-frequency = <6750000>;
               cpu-offset = <0x40000>;
       };
OpenPOWER on IntegriCloud