summaryrefslogtreecommitdiffstats
path: root/include/asm-xtensa/tlb.h
Commit message (Collapse)AuthorAgeFilesLines
* [XTENSA] Add support for cache-aliasingChris Zankel2007-08-271-4/+26
| | | | | | | | | | | | | Add support for processors that have cache-aliasing issues, such as the Stretch S5000 processor. Cache-aliasing means that the size of the cache (for one way) is larger than the page size, thus, a page can end up in several places in cache depending on the virtual to physical translation. The method used here is to map a user page temporarily through the auto-refill way 0 and of of the DTLB. We probably will want to revisit this issue and use a better approach with kmap/kunmap. Signed-off-by: Chris Zankel <chris@zankel.net>
* [PATCH] xtensa: Architecture support for Tensilica Xtensa Part 6Chris Zankel2005-06-241-0/+25
The attached patches provides part 6 of an architecture implementation for the Tensilica Xtensa CPU series. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
OpenPOWER on IntegriCloud