summaryrefslogtreecommitdiffstats
path: root/drivers/staging/rtl8723au
Commit message (Expand)AuthorAgeFilesLines
* Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net-nextLinus Torvalds2015-04-151-1/+5
|\
| * cfg80211: pass name_assign_type to rdev_add_virtual_intf()Tom Gundersen2015-03-301-1/+5
* | staging: rtl8723au: Remove unneeded commentsM. Vefa Bicakci2015-04-031-4/+4
* | staging: rtl8723au: Use __func__ in trace logsM. Vefa Bicakci2015-04-031-19/+22
* | staging: rtl8723au: Rework two byte array comparisonsM. Vefa Bicakci2015-04-031-20/+14
* | staging: rtl8723au: suspect code indent for conditional statementsM. Vefa Bicakci2015-04-031-17/+17
* | staging: rtl8723au: Adjust whitespace in and around commentsM. Vefa Bicakci2015-04-031-56/+57
* | staging: rtl8723au: No spaces at the start of a lineM. Vefa Bicakci2015-04-031-70/+70
* | staging: rtl8723au: that open brace should be on the previous lineM. Vefa Bicakci2015-04-031-4/+5
* | staging: rtl8723au: trailing statements should be on next lineM. Vefa Bicakci2015-04-031-8/+17
* | staging: rtl8723au: Remove unneeded curly bracesM. Vefa Bicakci2015-04-031-11/+5
* | staging: rtl8723au: else is not generally useful after a returnM. Vefa Bicakci2015-04-031-20/+22
* | staging: rtl8723au: Reorganize a few functions to remove indentationM. Vefa Bicakci2015-04-031-108/+107
* | staging: rtl8723au: Fix the indentation of two linesM. Vefa Bicakci2015-04-031-2/+2
* | staging: rtl8723au: else should follow close braceM. Vefa Bicakci2015-04-031-6/+3
* | staging: rtl8723au: Fix "before/around/after" whitespace issuesM. Vefa Bicakci2015-04-031-106/+113
* | staging: rtl8723au: Reformat whitespace to increase readabilityM. Vefa Bicakci2015-04-031-41/+38
* | drivers: staging: rtl8723au: fix "warning: cast to restricted __le16"Piotr Witoslawski2015-04-031-1/+1
* | staging: rtl8723au: Update RT_TRACE macro and usesJoe Perches2015-03-2628-821/+660
* | staging: rtl8723au: Remove uses of MAC_FMT and MAC_ARGJoe Perches2015-03-269-122/+101
* | Staging: rtl8723au: Remove unused function rtw_atimdone_event_callback23aSomya Anand2015-03-231-7/+0
* | staging: rtl8723au: Do not byteswap timeout twiceJes Sorensen2015-03-231-5/+2
* | staging: rtl8723au: update_txdesc(): bagg_pkt is always falseJes Sorensen2015-03-231-3/+3
* | staging: rtl8723au: Fix trailing whitespaceJes Sorensen2015-03-231-1/+1
* | staging: rtl8723au: Fix mis-placed breakJes Sorensen2015-03-231-1/+1
* | Staging: rtl8723au: Remove parentheses around right side an assignmentHaneen Mohammed2015-03-168-25/+25
* | staging: rtl8723au: remove intialization of static intsSupriya Karanth2015-03-162-2/+2
* | drivers: staging: rtl8723au: hal: Removed unnecessary parenthesesTina Johnson2015-03-091-1/+1
* | drivers: staging: rtl8723au: core: Removed unnecessary parenthesesTina Johnson2015-03-091-2/+2
* | staging: rtl8723au: Eliminate ODM_SetBBReg()Jes Sorensen2015-03-063-26/+20
* | staging: rtl8723au: odm.c: Further reduce the use of ODM_SetBBReg()Jes Sorensen2015-03-061-49/+119
* | staging: rtl8723au: Eliminate ODM_GetBBReg()Jes Sorensen2015-03-063-23/+17
* | staging: rtl8723au: Get rid of ODM_Read4Byte()Jes Sorensen2015-03-063-14/+4
* | staging: rtl8723au: Remove various ODM_* register access wrappersJes Sorensen2015-03-062-59/+0
* | staging: rtl8723au: Eliminate ODM_Write1Byte()Jes Sorensen2015-03-064-17/+5
* | staging: rtl8723au: odm_ConfigBB_PHY_8723A() always issues 32 bit writesJes Sorensen2015-03-063-34/+31
* | staging: rtl8723au: odm_ConfigBB_AGC_8723A() always does 32 bit writesJes Sorensen2015-03-063-15/+7
* | staging: rtl8723au: odm.c: Use rtl8723au_{read, write}32() for 32 bit registe...Jes Sorensen2015-03-061-19/+16
* | staging: rtl8723au: usb_halinit.c: Use rtl8723au_{read,write}32()Jes Sorensen2015-03-061-22/+21
* | staging: rtl8723au: rtl8723a_phycfg.c: Use proper register read/write functionsJes Sorensen2015-03-061-12/+9
* | staging: rtl8723au: writeOFDMPowerReg() use rtl8723au_write32()Jes Sorensen2015-03-061-1/+1
* | staging: rtl8723au: Clean up PHY_{Query,Set}BBReg() 32 bit read/writesJes Sorensen2015-03-061-93/+116
* | staging: rtl8723au: Reduce the usage of ODM_[GS]et_BBReg()Jes Sorensen2015-03-061-43/+46
* | staging: rtl8723au: Remove pointless wrappers around odm_TXPowerTrackingInit()Jes Sorensen2015-03-061-10/+3
* | staging: rtl8723au: Remove a number of unused entries from struct dm_odm_tJes Sorensen2015-03-062-36/+1
* | staging: rtl8723au: Remove unused struct rx_hpJes Sorensen2015-03-061-14/+0
* | Staging: rtl8723au: Fixed error 'else should follow close brace '}".Yeliz Taneroglu2015-03-061-2/+1
* | staging: rtl8723au: remove extra parentheses around right bit shift operationsAya Mahfouz2015-03-062-6/+6
* | staging: rtl8723au: odm.c: Break some lines down to 80 charactersJes Sorensen2015-03-061-67/+117
* | staging: rtl8723au: ODM_Write_DIG23A(): Cosmetic cleanupsJes Sorensen2015-03-061-7/+8
OpenPOWER on IntegriCloud