summaryrefslogtreecommitdiffstats
path: root/drivers/net/pasemi_mac.h
Commit message (Collapse)AuthorAgeFilesLines
* pasemi_mac: Fix register definesolof@lixom.net2007-05-151-2/+2
| | | | | | | | Some shift values were obviously wrong. Fix them to correspond with the masks. Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Jeff Garzik <jeff@garzik.org>
* pasemi_mac: PHY supportOlof Johansson2007-05-081-0/+6
| | | | | | | PHY support for pasemi_mac. Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Jeff Garzik <jeff@garzik.org>
* pasemi_mac: Add msglevel support and "debug" module paramOlof Johansson2007-05-081-0/+2
| | | | | | | | Add msglevel support for pasemi_mac. Move the MODULE_* defines to the top to go together with the variable (similar to tg3). Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Jeff Garzik <jeff@garzik.org>
* pasemi_mac: Minor cleanup / define fixesOlof Johansson2007-05-081-4/+8
| | | | | | | | | * Remove some unused defines * Fix a couple of wrong chip register defines, and add a few more fields that might be used in the near future. Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Jeff Garzik <jeff@garzik.org>
* pasemi_mac: Timer and interrupt fixesOlof Johansson2007-05-081-0/+1
| | | | | | | | | | | | | Timer and interrupt fixes: * Be pickier with what kind of interrupts are acked to avoid the device to get out of sync with the driver state * Set RX count threshhold to 1 (for NAPI interrupted mode), TX count threshold to 32. * Set timer thresholds to current max (~16ms). Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Jeff Garzik <jeff@garzik.org>
* pasemi_mac: Move the IRQ mapping from the PCI layer to the driverOlof Johansson2007-05-081-0/+2
| | | | | | | | Fixes for ethernet IRQ mapping, to be done in the driver instead of in the platform setup code. Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Jeff Garzik <jeff@garzik.org>
* PA Semi PWRficient Ethernet driverOlof Johansson2007-02-051-0/+460
Driver for the PA Semi PWRficient on-chip Ethernet (1/10G) Basic enablement, will be complemented with performance enhancements over time. PHY support will be added as well. Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Jeff Garzik <jeff@garzik.org>
OpenPOWER on IntegriCloud