summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/tegra/dsi.c
Commit message (Expand)AuthorAgeFilesLines
* drm/tegra: dc: Unify enabling the display controllerThierry Reding2015-01-271-10/+0
* drm/tegra: Remove unused ->mode_fixup() callbacksThierry Reding2015-01-271-87/+0
* drm/tegra: dsi: Implement ->atomic_check()Thierry Reding2015-01-271-73/+196
* drm/tegra: Atomic conversion, phase 2Thierry Reding2015-01-271-0/+2
* drm/tegra: Atomic conversion, phase 1Thierry Reding2015-01-271-0/+2
* drm/tegra: Output cleanup functions cannot failThierry Reding2015-01-271-5/+1
* drm/tegra: Remove remnants of the output midlayerThierry Reding2015-01-271-4/+8
* drm/tegra: debugfs cleanup cannot failThierry Reding2015-01-271-9/+3
* drm/tegra: dsi: DemidlayerThierry Reding2015-01-271-163/+195
* drm/tegra: Stop CRTC at CRTC disable timeThierry Reding2015-01-271-4/+0
* drm/tegra: Use tegra_commit_dc() in output driversThierry Reding2015-01-271-4/+2
* drm/tegra: dsi: Reset across ->exit()/->init()Thierry Reding2015-01-271-13/+14
* drm/tegra: dsi: Soft-reset controller on ->disableThierry Reding2015-01-271-0/+25
* drm/tegra: dsi: Registers are 32-bitThierry Reding2015-01-271-7/+7
* drm/tegra: dsi: Set up PHY_TIMING & BTA_TIMING registers earlierSean Paul2014-11-131-4/+7
* drm/tegra: dsi: Replace 1000000 by USEC_PER_SECThierry Reding2014-11-131-1/+1
* drm/tegra: dsi: Replace 1000000000UL by NSEC_PER_SECThierry Reding2014-11-131-1/+1
* drm/tegra: dsi: Implement host transfersThierry Reding2014-11-131-0/+267
* drm/tegra: dsi: Add ganged mode supportThierry Reding2014-11-131-29/+192
* drm/tegra: dsi: Split out tegra_dsi_set_timeout()Thierry Reding2014-11-131-15/+23
* drm/tegra: dsi: Add command mode supportThierry Reding2014-11-131-19/+63
* drm/tegra: dsi: Refactor in preparation for command modeThierry Reding2014-11-131-19/+81
* drm/tegra: dsi: Properly cleanup on probe failureThierry Reding2014-11-131-15/+37
* drm/tegra: dsi: Mark connector hotpluggableThierry Reding2014-11-131-2/+4
* drm/tegra: dsi: Leave parent clock aloneThierry Reding2014-11-131-7/+0
* drm/tegra: dsi: Do not manage clock on enable/disableThierry Reding2014-11-131-15/+14
* drm/tegra: dsi: Make FIFO depths host parametersThierry Reding2014-11-131-4/+6
* drm/tegra: add MODULE_DEVICE_TABLEsStephen Warren2014-08-041-0/+1
* drm/tegra: dsi - Handle non-continuous clock flagAlexandre Courbot2014-08-041-1/+2
* drm/tegra: Remove host1x drm_bus implementationThierry Reding2014-06-051-3/+3
* drm/tegra: dsi - Do not needlessly recompute pclkThierry Reding2014-06-051-1/+0
* drm/tegra: dc - Compute shift clock divider in output driversThierry Reding2014-06-051-12/+31
* drm/tegra: dsi - Reset controller on driver unloadThierry Reding2014-06-051-0/+1
* drm/tegra: dsi - Fix typo when disabling controllerThierry Reding2014-06-051-1/+1
* drm/tegra: dsi - Add enable guardThierry Reding2014-06-051-0/+11
* drm/tegra: dsi - Initialize proper packet sequencesThierry Reding2014-06-051-4/+46
* drm/tegra: dsi - Implement VDD supply supportThierry Reding2014-06-051-0/+17
* drm/tegra: dsi - Remove unneeded codeThierry Reding2014-06-051-85/+0
* drm/tegra: dsi - Use internal pixel formatThierry Reding2014-06-051-1/+33
* drm/tegra: Relicense under GPL v2Thierry Reding2014-04-041-17/+3
* drm/tegra: Relocate some output-specific codeThierry Reding2013-12-201-7/+15
* drm/tegra: Fix return value checkWei Yongjun2013-12-201-2/+2
* drm/tegra: Add DSI supportThierry Reding2013-12-201-0/+963
OpenPOWER on IntegriCloud