summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/nva3_pm.c
Commit message (Expand)AuthorAgeFilesLines
* drm/nouveau/pm: some more delays for ddr3 reclockingBen Skeggs2012-05-241-0/+1
* drm/nva3/pm: another few magic regs, and slightly better 0x004018 handlingBen Skeggs2012-05-241-4/+15
* drm/nva3/pm: initial attempt at handling 111100/111104Ben Skeggs2012-05-241-0/+21
* drm/nva3/pm: make pll->pll mode workBen Skeggs2012-05-241-6/+21
* drm/nva3/pm: attempt to bash a few 0x100200 bits correctlyBen Skeggs2012-05-241-20/+46
* drm/nva3/pm: begin to restructure memory clock changes + another magicBen Skeggs2012-05-241-8/+40
* drm/nva3/pm: more random unknown PFB regsBen Skeggs2012-05-241-1/+23
* drm/nva3/pm: initial attempt at more magic PFB regsBen Skeggs2012-05-241-1/+24
* drm/nva3/pm: hook up to ram reclocking helperBen Skeggs2012-05-241-12/+110
* drm/nva3/pm: introduce more paranoiaBen Skeggs2012-05-241-5/+10
* drm/nouveau/pm: make clocks_set return an error code clocks_set can fail.Martin Peres2011-12-211-1/+5
* drm/nva3/pm: fixup for NVAF specialBen Skeggs2011-09-201-1/+7
* drm/nva3/pm: use crystal freq where appropriateBen Skeggs2011-09-201-3/+4
* drm/nva3/pm: pll disabled if bit 0 of ctrl not setBen Skeggs2011-09-201-19/+23
* drm/nvc0/pm: more complete parsing of clock domainsBen Skeggs2011-09-201-0/+2
* drm/nva3/pm: idle graphics engine before changing clocksBen Skeggs2011-09-201-0/+40
* drm/nva3/pm: tidy and add some comments here and thereBen Skeggs2011-09-201-47/+78
* drm/nva3/pm: parse/reclock vdec/41a0 clocksBen Skeggs2011-09-201-0/+20
* drm/nva3/pm: rewrite clock_set, and switch to new interfacesBen Skeggs2011-09-201-136/+141
* drm/nva3/pm: rewrite clock readback functions, far more correct nowBen Skeggs2011-09-201-33/+62
* drm/nva3/clk: better pll calculation when no fractional fb div availableBen Skeggs2011-05-161-2/+2
* drm/nva3/pm: allow use of divisor 16Ben Skeggs2011-05-161-1/+1
* drm/nva3/pm: initial pass at set_clock() hookBen Skeggs2011-05-161-21/+94
* drm/nva3: somewhat improve clock reportingBen Skeggs2011-05-161-10/+46
* drm/nva3: split pm backend out from nv50Ben Skeggs2010-10-051-0/+95
OpenPOWER on IntegriCloud