summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/nouveau_chan.c
Commit message (Expand)AuthorAgeFilesLines
* drm/nouveau: fix regression on original nv50 boardBen Skeggs2014-10-021-1/+6
* drm/nouveau: use ram info from nvif_deviceBen Skeggs2014-08-101-8/+3
* drm/nouveau/fifo: allow direct access to channel control registers where poss...Ben Skeggs2014-08-101-0/+2
* drm/nouveau/fifo: audit and version fifo channel classesBen Skeggs2014-08-101-19/+43
* drm/nouveau/dma: audit and version NV_DMA classesBen Skeggs2014-08-101-15/+25
* drm/nouveau: remove as much direct use of core headers as possibleBen Skeggs2014-08-101-3/+4
* drm/nouveau: remove (most) hardcoded object handle usageBen Skeggs2014-08-101-2/+2
* drm/nouveau: port to nvif client/device/objectsBen Skeggs2014-08-101-62/+48
* drm/nouveau: initial pass at moving to struct nvif_deviceBen Skeggs2014-08-101-15/+17
* drm/nouveau: fix some usages of the wrong print functionBen Skeggs2014-08-101-4/+4
* support for platform devicesAlexandre Courbot2014-03-261-1/+1
* drm/nv10-: we no longer need to create nvsw object on user channelsBen Skeggs2013-11-141-8/+3
* drm/nouveau/fb: initialise vram controller as pfb sub-objectBen Skeggs2013-07-011-2/+2
* drm/nv84-/fence: prepare for emit/sync support of sysram sequencesBen Skeggs2013-02-201-1/+1
* drm/nouveau: report channel owner in error messagesMarcin Slusarz2013-02-201-1/+2
* drm/nouveau: unpin pushbuffer bo before destroying itMarcin Slusarz2012-11-291-0/+2
* drm/nve0: allow specification of channel engine type in abi16 callBen Skeggs2012-11-291-1/+1
* drm/nv50/dmaobj: extend class to allow gpu-specific attributes to be definedBen Skeggs2012-11-291-1/+1
* drm/nouveau: log channel debug/error messages from client object rather than ...Ben Skeggs2012-10-031-5/+5
* drm/nouveau: quiet some static-related sparse noiseMarcin Slusarz2012-10-031-1/+1
* drm/nouveau/fifo: use defines instead of hardcoded class idsBen Skeggs2012-10-031-2/+10
* drm/nouveau/fifo: version the dma channel class structBen Skeggs2012-10-031-1/+1
* drm/nouveau/fifo: separate object classes for dma channelsBen Skeggs2012-10-031-2/+3
* drm/nve0: use async copy engine for ttm buffer moves if availableBen Skeggs2012-10-031-16/+19
* drm/nve0/fifo: support engine selection when creating fifo channelsBen Skeggs2012-10-031-1/+2
* drm/nouveau: port all engines to new engine module formatBen Skeggs2012-10-031-0/+387
OpenPOWER on IntegriCloud