summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/core
Commit message (Expand)AuthorAgeFilesLines
* drm/nouveau/bios: parse the pwm divisor from the perf tableMartin Peres2012-10-032-0/+89
* drm/nouveau/therm: use the EXTDEV table to detect i2c monitoring devicesMartin Peres2012-10-032-0/+130
* drm/nouveau/therm: rework thermal table parsingMartin Peres2012-10-032-0/+223
* drm/nouveau/gpio: expose the PWM/TOGGLE parameter found in the gpio vbios tableMartin Peres2012-10-032-0/+10
* drm/nouveau/bios: check that fixed tvdac gpio data is valid before using itBen Skeggs2012-10-031-7/+11
* drm/nouveau/core: have client-id be a string, rather than an integerBen Skeggs2012-10-033-7/+7
* drm/nvc0/fifo: re-bash PBUS regs after vm-fault to BARs/PEEPHOLEBen Skeggs2012-10-031-4/+18
* drm/nvc0/gr: implement initial trap handlerBen Skeggs2012-10-031-4/+188
* drm/nvc0/gr: rebuild fuc with latest envyasBen Skeggs2012-10-034-12/+167
* drm/nvc0/ltcg: read LTS count at startupBen Skeggs2012-10-031-1/+3
* drm/nve0/gr: enable use of our fuc by defaultBen Skeggs2012-10-031-1/+1
* drm/nve0/gr: remove 0x404160 bashing from hub fucBen Skeggs2012-10-032-282/+189
* drm/nve0/gr: initial fuc implementation, based on fermi's codeBen Skeggs2012-10-036-69/+3235
* drm/nve0/ibus: handle PIBUS interrupts to prevent stormBen Skeggs2012-10-035-0/+161
* drm/nouveau/sw: trap and clear PMC_INTR_0_SOFTWAREBen Skeggs2012-10-035-0/+12
* drm/nouveau: quiet some static-related sparse noiseMarcin Slusarz2012-10-0318-33/+35
* drm/nouveau: constify instances of nouveau_bitfield and nouveau_enum structsMarcin Slusarz2012-10-0312-39/+39
* drm/nouveau/fifo: use defines instead of hardcoded class idsBen Skeggs2012-10-038-10/+10
* drm/nouveau/dmaobj: reject unsupported parent types instead of half-succeedingBen Skeggs2012-10-032-10/+16
* drm/nouveau: add defines for internal class namesBen Skeggs2012-10-031-14/+35
* drm/nv50/fifo: add support for dma channel classBen Skeggs2012-10-033-7/+72
* drm/nv84/fifo: add support for dma channel classBen Skeggs2012-10-033-7/+81
* drm/nouveau/fifo: version the dma channel class structBen Skeggs2012-10-035-5/+5
* drm/nouveau/fifo: separate object classes for dma channelsBen Skeggs2012-10-035-3/+7
* drm/nouveau: restore fifo chid information in engine error messagesBen Skeggs2012-10-0315-132/+213
* drm/nouveau/core: have fifo store a unique context identifier at attach timeBen Skeggs2012-10-0311-2/+23
* drm/nouveau/fifo: add method to lookup fifo chid related to a given objectBen Skeggs2012-10-032-0/+17
* drm/nouveau/core: protect engine context list with hardirq-safe spinlockBen Skeggs2012-10-034-20/+60
* drm/nv84/fifo: mask only the engine we're waiting on for channel unloadBen Skeggs2012-10-031-6/+10
* drm/nve0/copy: add initial support for the async copy enginesBen Skeggs2012-10-033-0/+163
* drm/nve0/fifo: support engine selection when creating fifo channelsBen Skeggs2012-10-036-12/+62
* drm/nouveau/device: return proper error codes if ioremap failsBen Skeggs2012-10-031-3/+3
* drm/nouveau/core: remove some left-over pieces from the porting processBen Skeggs2012-10-033-21/+0
* drm/nvc0-/gr: remove reset-after-grctx-construction hackBen Skeggs2012-10-033-34/+9
* drm/nouveau: port remainder of drm code, and rip out compat layerBen Skeggs2012-10-032-3/+31
* drm/nouveau/device: include the official chipset namesBen Skeggs2012-10-039-1/+61
* drm/nouveau/mxm: split up into bios code and a subdev moduleBen Skeggs2012-10-0311-2/+946
* drm/nouveau: port all engines to new engine module formatBen Skeggs2012-10-0390-7104/+12000
* drm/nvc0-/gr: generate grctx template at init time, not first context ctorBen Skeggs2012-10-035-604/+460
* drm/nvc0-/gr: share headers between fermi and kepler graphics codeBen Skeggs2012-10-036-204/+143
* drm/nouveau/pageflip: kick flip handling out of engsw and into fenceBen Skeggs2012-10-032-5/+13
* drm/nvc0-nve0/graph: rename dev to priv, no code changesBen Skeggs2012-10-032-5170/+5170
* drm/nouveau/instmem: completely new implementation, as a subdev moduleBen Skeggs2012-10-0352-1189/+2437
* drm/nv50/instmem: remove use of nouveau_gpuobj_new_fake()Ben Skeggs2012-10-031-17/+2
* drm/nouveau/gpuobj: remove flags for vm-mappingsBen Skeggs2012-10-036-70/+135
* drm/nouveau/gpuobj: create wrapper functions for mapping gpuobj into vm/barBen Skeggs2012-10-032-10/+6
* drm/nvc0/fifo: handle bar1 control regs much like fifo/nve0Ben Skeggs2012-10-031-19/+21
* drm/nv04-nv40/fifo: remove use of nouveau_gpuobj_new_fake()Ben Skeggs2012-10-034-73/+50
* drm/nv04-nv40/instmem: remove use of nouveau_gpuobj_new_fake()Ben Skeggs2012-10-036-98/+122
* drm/nv04-nv40/instmem: duplicate nv04 code as nv40, remove alternate pathsBen Skeggs2012-10-033-45/+180
OpenPOWER on IntegriCloud