summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Fix threshold for choosing 32 vs. 64 precisions for VLV DDL valuesVille Syrjälä2014-08-071-5/+4
* drm/i915: Fix drain latency precision multipler for VLVZhenyu Wang2014-08-071-6/+6
* drm/i915: Tune down MCH_SSKPD values warningDaniel Vetter2014-08-071-5/+3
* drm/i915: Tune done rc6 enabling outputDaniel Vetter2014-08-071-6/+6
* drm/i915: add helper for checking whether IRQs are enabledJesse Barnes2014-07-231-3/+3
* drm/i915: extract and improve gen8_irq_power_well_post_enablePaulo Zanoni2014-07-231-16/+2
* drm/i915: Use genX_ prefix for gt irq enable/disable functionsDaniel Vetter2014-07-231-2/+2
* drm/i915: Also give the sprite width for WM computationDamien Lespiau2014-07-231-6/+11
* drm/i915/chv: Drop WaGsvBringDownFreqInRc6Deepak S2014-07-231-1/+3
* drm/i915: Force GPU Freq to lowest while suspending.Deepak S2014-07-231-0/+3
* drm/i915: byt_gpu_freq() can be staticFengguang Wu2014-07-121-4/+4
* drm/i915: Add RP1 render P state thresholds in CHVDeepak S2014-07-111-0/+15
* drm/i915/chv: Add basic PM interrupt support for CHVDeepak S2014-07-111-0/+4
* drm/i915: CHV GPU frequency to opcode functionsDeepak S2014-07-111-2/+76
* drm/i915: populate mem_freq/cz_clock for chvDeepak S2014-07-111-0/+29
* drm/i915: Read guaranteed freq for valleyviewDeepak S2014-07-111-0/+16
* drm/i915: Use the cached min/min/rpe values in the vlv debugfs codeVille Syrjälä2014-07-111-4/+4
* drm/i915: Make the RPS interrupt generation mask handle the vlv waChris Wilson2014-07-101-5/+5
* drm/i915: add POWER_DOMAIN_PLLSPaulo Zanoni2014-07-101-0/+1
* drm/i915: Make use of intel_fb_obj() (v2)Matt Roper2014-07-091-15/+9
* drm/i915/vlv: WA for Turbo and RC6 to work together.Deepak S2014-07-081-3/+9
* drm/i915/bdw: 3D_CHICKEN3 has write mask bitsMichel Thierry2014-07-071-1/+1
* drm/i915: gmch: set SR WMs to valid values before enabling themImre Deak2014-07-071-3/+18
* drm/i915: gmch: factor out intel_set_memory_cxsrImre Deak2014-07-071-38/+38
* drm/i915: Move VLV cmnlane workaround to intel_power_domains_init_hw()Ville Syrjälä2014-07-071-10/+57
* drm/i915: Pull the cmnlane tricks into its own power well opsVille Syrjälä2014-07-071-37/+55
* drm/i915: Kill duplicated cdclk readout code from i2cVille Syrjälä2014-07-071-4/+0
* drm/i915: Move vlv cdclk code to .get_display_clock_speed()Ville Syrjälä2014-07-071-1/+1
* drm/i915: Change vlv cdclk to use kHz unitsVille Syrjälä2014-07-071-1/+1
* Merge tag 'v3.16-rc4' into drm-intel-next-queuedDaniel Vetter2014-07-071-30/+53
|\
| * Merge tag 'drm-intel-fixes-2014-07-03' of git://anongit.freedesktop.org/drm-i...Dave Airlie2014-07-061-0/+8
| |\
| | * drm/i915: Drop early VLV WA to fix Voltage not getting dropped to VminDeepak S2014-07-011-0/+8
| * | Merge tag 'sound-3.16-rc4' of git://git.kernel.org/pub/scm/linux/kernel/git/t...Linus Torvalds2014-07-041-0/+21
| |\ \ | | |/ | |/|
| | * drm/i915: provide interface for audio driver to query cdclkJani Nikula2014-07-041-0/+21
| * | drm/i915: cache hw power well enabled stateImre Deak2014-06-231-22/+15
| * | Merge tag 'sound-3.16-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git/t...Linus Torvalds2014-06-191-6/+8
| |\ \ | | |/
| | * drm/i915, HD-audio: Don't continue probing when nomodeset is givenTakashi Iwai2014-06-161-6/+8
| * | drm/i915/bdw: remove erroneous chv specific workarounds from bdw codeTom O'Rourke2014-06-131-5/+1
| * | drm/i915: Disable FBC by default also on Haswell and laterChris Wilson2014-06-111-2/+1
| |/
* | drm/i915: Try harder to get FBCBen Widawsky2014-07-031-3/+27
* | drm/i915/bdw: Use timeout mode for RC6 on bdwTom O'Rourke2014-07-021-4/+12
* | drm/i915: use runtime irq suspend/resume in freeze/thawJesse Barnes2014-06-191-2/+2
* | Merge branch 'topic/soix' into drm-intel-next-queuedDaniel Vetter2014-06-181-3/+21
|\ \
| * | drm/i915: Unifiy GT powersave suspend logicDaniel Vetter2014-06-121-3/+1
| * | drm/i915: leave rc6 enabled at suspend time v4Jesse Barnes2014-06-121-0/+20
| |/
* | drm/i915: Broaden FBC resolution limit to 4096*4096Daisy Sun2014-06-171-1/+4
* | drm/i915/chv: Fix "drm/i915/chv: Add a bunch of pre production workarounds"Tom O'Rourke2014-06-131-6/+6
* | drm/i915: Use named initializers for gmch wm paramsVille Syrjälä2014-06-131-65/+65
* | drm/i915/chv: Enable RPS (Turbo) for CherryviewDeepak S2014-06-111-1/+91
* | drm/i915/chv: Enable Render Standby (RC6) for CherryviewDeepak S2014-06-111-6/+109
|/
OpenPOWER on IntegriCloud