summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ddi.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Allocate connector state together with the connectorsAnder Conselvan de Oliveira2015-04-131-2/+2
* drm/i915: Convert the ddi cdclk code to get_display_clock_speedVille Syrjälä2015-03-311-100/+1
* drm/i915: Use atomic state in intel_ddi_crtc_get_new_encoder()Ander Conselvan de Oliveira2015-03-261-9/+15
* drm/i915/skl: Add support for edp 1.4 intermediate frequenciesSonika Jindal2015-03-171-0/+9
* drm/i915/skl: Only use the 800mV+2bB HDMI translation entryDamien Lespiau2015-03-171-16/+14
* drm/i915/skl: Add support for edp1.4 low vswingSonika Jindal2015-02-251-6/+40
* drm/i915: Use pipe_config's cpu_transcoder for reading encoder hw stateAnder Conselvan de Oliveira2015-01-301-1/+1
* drm/i915: Enable/disable DRRSVandana Kannan2015-01-271-0/+2
* drm/i915: Make intel_crtc->config a pointerAnder Conselvan de Oliveira2015-01-271-26/+26
* drm/i915: Pass new_config down do crtc_compute_clockAnder Conselvan de Oliveira2015-01-271-12/+17
* drm/i915: Embedded struct drm_crtc_state in intel_crtc_stateAnder Conselvan de Oliveira2015-01-271-9/+9
* drm/i915: Rename struct intel_crtc_config to intel_crtc_stateAnder Conselvan de Oliveira2015-01-271-5/+5
* drm/i915: Consolidate DDI clock reading out in a single functionDamien Lespiau2014-12-151-6/+7
* drm/i915/skl: Update the DDI translation values for DP/eDP 1.3Damien Lespiau2014-12-031-6/+6
* drm/i915: Don't rely upon encoder->type for infoframe hw state readoutDaniel Vetter2014-11-201-8/+5
* drm/i915/ddi: set has_infoframe flag on DDI too v2Jesse Barnes2014-11-191-0/+8
* drm/i915/ddi: add break in DDI mode select switchJesse Barnes2014-11-181-0/+1
* drm/i915/skl: Use the pipe config DPLL tracking to query the link clockDamien Lespiau2014-11-171-5/+1
* drm/i915/skl: Set the eDP link rate on DPLL0Damien Lespiau2014-11-171-0/+20
* drm/i915: Introduce intel_psr.cRodrigo Vivi2014-11-171-2/+2
* drm/i915/skl: Fix big integer constant sparse warningDamien Lespiau2014-11-141-4/+6
* drm/i915/skl: Apply eDP WA only for gen < 9Vandana Kannan2014-11-141-2/+2
* drm/i915/skl: Implementation of SKL DPLL programmingSatheeshakrishna M2014-11-141-1/+225
* drm/i915/skl: Adjust the port PLL selection codeSatheeshakrishna M2014-11-141-5/+25
* drm/i915/skl: Define shared DPLLs for SkylakeSatheeshakrishna M2014-11-141-1/+125
* drm/i915/skl: Determine enabled PLL and its linkrate/pixel clockSatheeshakrishna M2014-11-141-1/+114
* drm/i915/skl: CD clock back calculation for SKLSatheeshakrishna M2014-11-141-9/+66
* drm/i915: make pipe/port based audio valid accessors easier to useJani Nikula2014-11-071-1/+1
* drm/i915: Covert HSW+ to choose DPLLS before disabling CRTCsAnder Conselvan de Oliveira2014-11-071-2/+0
* drm/i915: Move dpll crtc_mask and hw_state fields into separate structAnder Conselvan de Oliveira2014-11-071-1/+1
* drm/i915: Make *_crtc_mode_set work on new_configAnder Conselvan de Oliveira2014-11-041-5/+26
* drm/i915: introduce intel_audio_codec_{enable, disable}Jani Nikula2014-11-041-15/+2
* drm/i915/ddi: write ELD where it's supposed to be doneJani Nikula2014-11-041-9/+2
* drm/i915: pass intel_encoder to intel_write_eldJani Nikula2014-11-041-1/+1
* drm/i915: Use IS_HSW_ULT() in HSW CDCLK clock read-outDamien Lespiau2014-10-241-1/+1
* drm/i915: Bikeshed rpm functions name a bit.Daniel Vetter2014-10-011-4/+4
* Merge branch 'topic/skl-stage1' into drm-intel-next-queuedDaniel Vetter2014-09-301-2/+38
|\
| * drm/i915/skl: Program the DDI buffer translation tablesDamien Lespiau2014-09-241-2/+38
* | drm/i915: Broadwell DDI Buffer translation - more tuningRodrigo Vivi2014-09-291-1/+1
* | drm/i915: Broadwell DDI Buffer translation changed to give better margin.Rodrigo Vivi2014-09-291-2/+2
|/
* drm/i915: Rewrite ABS_DIFF() in a safer mannerDamien Lespiau2014-09-041-5/+9
* drm/i915/ddi: use struct for ddi buf translation tablesJani Nikula2014-09-031-92/+97
* drm/i915: Rename defines for selection of ddi buffer translation slotSonika Jindal2014-09-031-15/+5
* drm/i915: Fix wrong number of HDMI translation entriesDamien Lespiau2014-08-111-3/+3
* drm/i915: Remove now useless comments about the translation valuesDamien Lespiau2014-08-081-5/+5
* drm/i915/bdw: Remove the HDMI/DVI entry from the DP/eDP/FDI tablesDamien Lespiau2014-08-081-3/+0
* drm/i915/bdw: Provide the BDW specific HDMI buffer translation tableDamien Lespiau2014-08-081-5/+23
* drm/i915: Gather the HDMI level shifter logic into one placeDamien Lespiau2014-08-081-1/+13
* drm/i915: Make ddi_clock_gate() HSW/BDW specificDaniel Vetter2014-08-081-3/+9
* drm/i915: Split the CDCLK retrieval per-platformDamien Lespiau2014-08-081-17/+38
OpenPOWER on IntegriCloud