Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| | * | | | | | | clk: sunxi: Add A23 APB0 divider clock support | Chen-Yu Tsai | 2014-07-07 | 2 | -1/+71 | |
| | * | | | | | | clk: sunxi: Add A23 clocks support | Chen-Yu Tsai | 2014-07-04 | 1 | -0/+101 | |
| | * | | | | | | clk: sunxi: Add support for table-based divider clocks | Chen-Yu Tsai | 2014-07-04 | 1 | -4/+5 | |
| | * | | | | | | clk: sunxi: Support factor clocks with N factor starting not from 0 | Chen-Yu Tsai | 2014-07-04 | 2 | -1/+2 | |
| | * | | | | | | clk: sunxi: move "ahb_sdram" to protected clock list | Chen-Yu Tsai | 2014-07-04 | 1 | -5/+3 | |
| | * | | | | | | clk: sunxi: register clock gates with clkdev | Chen-Yu Tsai | 2014-07-04 | 1 | -0/+1 | |
| | | |_|/ / / | | |/| | | | | ||||||
| * | | | | | | Merge tag 'qcom-clocks-for-3.17' of git://git.kernel.org/pub/scm/linux/kernel... | Mike Turquette | 2014-07-25 | 14 | -80/+10568 | |
| |\ \ \ \ \ \ | ||||||
| | * | | | | | | clk: qcom: Add support for APQ8064 multimedia clocks | Stephen Boyd | 2014-07-15 | 1 | -2/+431 | |
| | * | | | | | | clk: qcom: pll: Add support for configuring SR PLLs | Stephen Boyd | 2014-07-15 | 2 | -3/+14 | |
| | * | | | | | | clk: qcom: mdp_lut_clk is a child of mdp_src | Stephen Boyd | 2014-07-15 | 1 | -1/+1 | |
| | * | | | | | | clk: qcom: Fix PLL rate configurations | Stephen Boyd | 2014-07-15 | 3 | -17/+38 | |
| | * | | | | | | clk: qcom: Fix MN frequency tables, parent map, and jpegd | Stephen Boyd | 2014-07-15 | 1 | -40/+42 | |
| | * | | | | | | clk: qcom: Support bypass RCG configuration | Stephen Boyd | 2014-07-15 | 3 | -14/+47 | |
| | * | | | | | | clk: qcom: Add support for IPQ8064's global clock controller (GCC) | Kumar Gala | 2014-07-15 | 3 | -0/+2433 | |
| | * | | | | | | clk: qcom: Add APQ8084 Multimedia Clock Controller (MMCC) support | Georgi Djakov | 2014-07-15 | 3 | -0/+3362 | |
| | * | | | | | | clk: qcom: Add APQ8084 clocks for SATA, PCIe and UFS | Georgi Djakov | 2014-07-11 | 1 | -0/+667 | |
| | * | | | | | | clk: qcom: Add APQ8084 Global Clock Controller support | Georgi Djakov | 2014-07-11 | 3 | -0/+2953 | |
| | * | | | | | | clk: qcom: Fully support apq8064 global clock control | Stephen Boyd | 2014-07-11 | 1 | -4/+569 | |
| | * | | | | | | clk: qcom: add clocks necessary for apq8064 sdcc | Srinivas Kandagatla | 2014-07-11 | 1 | -0/+12 | |
| | |/ / / / / | ||||||
| * | | | | | | Merge branch 'for-v3.17/ti-clk-driver' of github.com:t-kristo/linux-pm into c... | Mike Turquette | 2014-07-25 | 1 | -0/+11 | |
| |\ \ \ \ \ \ | ||||||
| | * | | | | | | CLK: ti: dra7: Initialize USB_DPLL | Roger Quadros | 2014-07-02 | 1 | -0/+11 | |
| | |/ / / / / | ||||||
| * | | | | | | clk: Support for clock parents and rates assigned from device tree | Sylwester Nawrocki | 2014-07-25 | 3 | -2/+156 | |
| * | | | | | | Merge branch 'clk-rockchip' into clk-next | Mike Turquette | 2014-07-23 | 8 | -15/+2599 | |
| |\ \ \ \ \ \ | | | |_|_|_|/ | | |/| | | | | ||||||
| | * | | | | | clk: rockchip: add clock controller for rk3288 | Heiko Stübner | 2014-07-13 | 3 | -0/+727 | |
| | * | | | | | clk: rockchip: add clock driver for rk3188 and rk3066 clocks | Heiko Stübner | 2014-07-13 | 2 | -0/+674 | |
| | * | | | | | clk: rockchip: add reset controller | Heiko Stübner | 2014-07-13 | 3 | -0/+133 | |
| | * | | | | | clk: rockchip: add clock type for pll clocks and pll used on rk3066 | Heiko Stübner | 2014-07-13 | 4 | -0/+541 | |
| | * | | | | | clk: rockchip: add basic infrastructure for clock branches | Heiko Stübner | 2014-07-13 | 3 | -0/+460 | |
| | * | | | | | clk: composite: improve rate_hw sanity check logic | Mike Turquette | 2014-07-13 | 1 | -10/+16 | |
| | * | | | | | clk: composite: allow read-only clocks | Heiko Stübner | 2014-07-13 | 1 | -6/+3 | |
| | * | | | | | clk: composite: support determine_rate using rate_ops->round_rate + mux_ops->... | Boris BREZILLON | 2014-07-13 | 1 | -1/+47 | |
| | |/ / / / | ||||||
| * | | | | | Merge branch 'clk-fixes' into clk-next | Mike Turquette | 2014-07-13 | 1 | -5/+11 | |
| |\ \ \ \ \ | ||||||
| * | | | | | | ARM: SPEAr13xx: Fix pcie clock name | Pratyush Anand | 2014-07-11 | 2 | -4/+4 | |
| * | | | | | | Merge tag 'tegra-clk-3.17-1' of git://nv-tegra.nvidia.com/user/pdeschrijver/l... | Mike Turquette | 2014-07-08 | 5 | -4/+66 | |
| |\ \ \ \ \ \ | ||||||
| | * | | | | | | clk: tegra: Use XUSB-compatible SATA PLL sequence | Mikko Perttunen | 2014-07-08 | 1 | -0/+11 | |
| | * | | | | | | clk: tegra: export clock names for debugging | Peter De Schrijver | 2014-06-30 | 1 | -0/+6 | |
| | * | | | | | | clk: tegra124: init table updates | Peter De Schrijver | 2014-06-27 | 1 | -0/+6 | |
| | * | | | | | | clk: tegra: Add SATA clocks to Tegra124 initialization table | Mikko Perttunen | 2014-06-25 | 1 | -0/+2 | |
| | * | | | | | | clk: tegra: Enable hardware control of SATA PLL | Mikko Perttunen | 2014-06-25 | 1 | -0/+8 | |
| | * | | | | | | clk: tegra: fix vi_sensor clocks on Tegra124 | Peter De Schrijver | 2014-06-25 | 3 | -4/+33 | |
| | | |/ / / / | | |/| | | | | ||||||
| * | | | | | | Merge branch 'clk-fixes' into clk-next | Mike Turquette | 2014-07-03 | 11 | -62/+82 | |
| |\ \ \ \ \ \ | ||||||
| * | | | | | | | clk: define and export clk_debugs_add_file | Peter De Schrijver | 2014-07-02 | 1 | -0/+12 | |
| * | | | | | | | clk: s2mps11: Fix clk_ops | Karol Wrona | 2014-07-02 | 1 | -22/+11 | |
| * | | | | | | | clk: at91: main: warn when the main crystal frequency is not set | Alexandre Belloni | 2014-07-02 | 1 | -0/+1 | |
| * | | | | | | | clk: Add driver for Palmas clk32kg and clk32kgaudio clocks | Peter Ujfalusi | 2014-07-01 | 3 | -0/+315 | |
| * | | | | | | | clk: Fix build warnings | Sachin Kamat | 2014-07-01 | 1 | -11/+11 | |
| * | | | | | | | clk: ppc-corenet: Fix Section mismatch warning | Jingchang Lu | 2014-07-01 | 1 | -1/+1 | |
| | |_|_|/ / / | |/| | | | | | ||||||
| * | | | | | | clk: flatten clk tree in debugfs | Peter De Schrijver | 2014-06-26 | 1 | -79/+35 | |
| * | | | | | | clkdev: Don't print errors on probe defer | Stephen Boyd | 2014-06-26 | 1 | -2/+3 | |
| | |/ / / / | |/| | | | | ||||||
* | | | | | | clk: ti: clk-7xx: Correct ABE DPLL configuration | Peter Ujfalusi | 2014-07-31 | 1 | -1/+6 | |
| |_|_|_|/ |/| | | | |