summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2018-08-1599-568/+6845
|\
| *-------. Merge branches 'clk-actions-s700', 'clk-exynos-unused', 'clk-qcom-dispcc-845'...Stephen Boyd2018-08-1423-35/+1315
| |\ \ \ \ \
| | | | | | * clk: cs2000-cp: convert to SPDX identifiersKuninori Morimoto2018-08-021-4/+1
| | | | | * | clk: scmi: Fix the rounding of clock rateAmit Daniel Kachhap2018-08-021-3/+2
| | | | | |/
| | | | * | clk: qcom: Add display clock controller driver for SDM845Taniya Das2018-08-013-0/+696
| | | | * | clk: qcom: Move frequency table macro to common fileTaniya Das2018-07-0614-26/+2
| | | | |/
| | | * | clk: samsung: Remove unused mout_user_aclk400_mcuisp_p4x12 variableKrzysztof Kozlowski2018-07-261-2/+0
| | | |/
| | * | clk: actions: Add S700 SoC clock supportSaravanan Sekar2018-07-253-0/+613
| | * | clk: actions: Add missing REGMAP_MMIO dependencySaravanan Sekar2018-07-251-0/+1
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| | \
| | \
| *-------. \ Merge branches 'clk-imx6-ocram', 'clk-missing-put', 'clk-tegra-sdmmc-jitter',...Stephen Boyd2018-08-1416-91/+439
| |\ \ \ \ \ \
| | | | | | * | clk: uniphier: add clock frequency support for SPIKunihiko Hayashi2018-07-252-0/+17
| | | | | | * | clk: uniphier: add more USB3 PHY clocksMasahiro Yamada2018-07-251-9/+17
| | | | | | * | clk: uniphier: add NAND 200MHz clockMasahiro Yamada2018-07-251-7/+17
| | | | | | |/
| | | | | * | clk: sunxi-ng: add A64 compatible stringIcenowy Zheng2018-06-271-7/+4
| | | | | * | clk: sunxi-ng: r40: Export video PLLsJernej Skrabec2018-06-271-2/+6
| | | | | * | clk: sunxi-ng: r40: Allow setting parent rate to display related clocksJernej Skrabec2018-06-271-4/+8
| | | | | * | clk: sunxi-ng: r40: Add minimal rate for video PLLsJernej Skrabec2018-06-271-22/+24
| | | | | |/
| | | | * | clk: tegra: make sdmmc2 and sdmmc4 as sdmmc clocksPeter De-Schrijver2018-07-253-15/+12
| | | | * | clk: tegra: Add sdmmc mux divider clockPeter De-Schrijver2018-07-253-0/+278
| | | | * | clk: tegra: Refactor fractional divider calculationPeter De Schrijver2018-07-254-25/+52
| | | | * | clk: tegra: Fix includes required by fence_udelay()Aapo Vienamo2018-07-251-0/+1
| | | | |/
| | | * | clk: imx6sll: fix missing of_node_put()Nicholas Mc Guire2018-07-251-0/+1
| | | * | clk: imx6ul: fix missing of_node_put()Nicholas Mc Guire2018-07-251-0/+1
| | | |/
| | * | clk: imx: add ocram_s clock for i.mx6sxAnson Huang2018-07-251-0/+1
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| | \
| | \
| *-------. \ Merge branches 'clk-qcom-rpmh', 'clk-qcom-spdx', 'clk-con-id-leak', 'clk-fixe...Stephen Boyd2018-08-1414-89/+363
| |\ \ \ \ \ \
| | | | | | * | clk: mvebu: armada-37xx-periph: Remove unused var num_parentsAnders Roxell2018-07-271-1/+0
| | | | | | * | clk: mvebu: armada-37xx-periph: Fix wrong return value in get_parentGregory CLEMENT2018-07-251-3/+0
| | | | | | |/
| | | | | * | clk: clk-fixed-factor: Clear OF_POPULATED flag in case of failureRajan Vaja2018-07-251-1/+8
| | | | | |/
| | | | * | clk: core: Potentially free connection idMikko Perttunen2018-07-251-0/+3
| | | | |/
| | | * | clk: qcom: Update SPDX headers for common filesTaniya Das2018-07-258-84/+13
| | | |/
| | * | clk: qcom: clk-rpmh: Add QCOM RPMh clock driverTaniya Das2018-07-163-0/+339
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| | \
| | \
| *-------. \ Merge branches 'clk-mvebu-spdx', 'clk-meson', 'clk-imx7d-mu', 'clk-imx-init-a...Stephen Boyd2018-08-1425-262/+3120
| |\ \ \ \ \ \
| | | | | | * | clk: rockchip: Add pclk_rkpwm_pmu to PMU critical clocks in rk3399Levin Du2018-08-061-0/+1
| | | | | | * | clk: rockchip: fix clk_i2sout parent selection bits on rk3399Alberto Panizzo2018-07-081-1/+1
| | | | | | * | clk: rockchip: add clock controller for px30Elaine Zhang2018-07-063-1/+1080
| | | | | | * | clk: rockchip: add support for half dividerElaine Zhang2018-07-064-0/+323
| | | | | | |/
| | | | | * | clk: imx6sx: remove clks_init_on arrayAnson Huang2018-06-291-26/+14
| | | | | * | clk: imx6sl: remove clks_init_on arrayAnson Huang2018-06-291-12/+0
| | | | | * | clk: imx6q: remove clks_init_on arrayAnson Huang2018-06-291-12/+2
| | | | | |/
| | | | * | clk: imx7d: add IMX7D_MU_ROOT_CLKOleksij Rempel2018-07-091-0/+1
| | | | |/
| | | * | clk: meson: add gen_clkJerome Brunet2018-07-094-3/+135
| | | * | clk: meson: gxbb: remove HHI_GEN_CLK_CTNL duplicate definitionJerome Brunet2018-07-091-1/+0
| | | * | clk: meson-axg: add clocks required by pcie driverYixun Lan2018-07-092-1/+150
| | | * | clk: meson: remove unused clk-audio-divider driverJerome Brunet2018-07-093-119/+1
| | | * | clk: meson: stop rate propagation for audio clocksJerome Brunet2018-07-091-9/+7
| | | * | clk: meson: axg: add the audio clock controller driverJerome Brunet2018-07-094-0/+982
| | | * | clk: meson: add axg audio sclk divider driverJerome Brunet2018-07-093-1/+252
| | | * | Merge remote-tracking branch 'clk/clk-core-duty-cycle' into next/driversJerome Brunet2018-07-091-5/+194
| | | |\ \
| | | * | | clk: meson: add triple phase clock driverJerome Brunet2018-07-094-0/+94
| | | * | | clk: meson: add clk-phase clock driverJerome Brunet2018-07-093-0/+72
OpenPOWER on IntegriCloud