summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | | | | clk: renesas: cpg-mssr: Use always-on governor for Clock DomainGeert Uytterhoeven2016-04-281-1/+1
| | * | | | | | | clk: renesas: cpg-mssr: Postpone call to pm_genpd_init()Geert Uytterhoeven2016-04-281-1/+1
| | * | | | | | | clk: renesas: mstp: Use always-on governor for Clock DomainGeert Uytterhoeven2016-04-281-1/+1
| | * | | | | | | clk: renesas: mstp: Postpone call to pm_genpd_init()Geert Uytterhoeven2016-04-281-2/+1
| | * | | | | | | clk: renesas: r8a7795: Add VIN clocksNiklas Söderlund2016-04-261-0/+8
| | * | | | | | | clk: renesas: r8a7795: Add CSI2 clocksNiklas Söderlund2016-04-261-0/+5
| * | | | | | | | Merge tag 'sunxi-clocks-for-4.7' of https://git.kernel.org/pub/scm/linux/kern...Stephen Boyd2016-05-026-13/+470
| |\ \ \ \ \ \ \ \
| | * | | | | | | | clk: sunxi: Let divs clocks read the base factor clock name from devicetreeJens Kuske2016-04-251-11/+30
| | * | | | | | | | clk: sunxi: Add TCON channel1 clockMaxime Ripard2016-04-222-0/+301
| | * | | | | | | | clk: sunxi: Add PLL3 clockMaxime Ripard2016-04-222-0/+99
| | * | | | | | | | clk: sunxi: Use resource_sizeVaishali Thakkar2016-04-221-1/+1
| | * | | | | | | | clk: sunxi: Add sun6i/8i display supportJean-Francois Moine2016-04-221-0/+38
| | * | | | | | | | clk: sunxi: mod1 clock should modify it's parentAndrea Venturi2016-04-221-1/+1
| * | | | | | | | | Merge tag 'tegra-for-4.7-clk' of git://git.kernel.org/pub/scm/linux/kernel/gi...Stephen Boyd2016-05-0219-114/+427
| |\ \ \ \ \ \ \ \ \
| | * | | | | | | | | clk: tegra: dfll: Reformat CVB frequency tableThierry Reding2016-04-281-25/+25
| | * | | | | | | | | clk: tegra: dfll: Properly clean up on failure and removalThierry Reding2016-04-284-4/+48
| | * | | | | | | | | clk: tegra: dfll: Make code more comprehensibleThierry Reding2016-04-283-41/+37
| | * | | | | | | | | clk: tegra: dfll: Reference CVB table instead of copying dataThierry Reding2016-04-283-27/+17
| | * | | | | | | | | clk: tegra: dfll: Update kerneldocThierry Reding2016-04-281-5/+5
| | * | | | | | | | | clk: tegra: Fix PLL_U post divider and initial rate on Tegra30Lucas Stach2016-04-281-5/+6
| | * | | | | | | | | clk: tegra: Initialize PLL_C to sane rate on Tegra30Lucas Stach2016-04-281-0/+1
| | * | | | | | | | | clk: tegra: Fix pllre Tegra210 and add pll_re_out1Rhyland Klein2016-04-283-2/+66
| | * | | | | | | | | clk: tegra: Add sor_safe clockThierry Reding2016-04-282-0/+5
| | * | | | | | | | | clk: tegra: dpaux and dpaux1 are fixed factor clocksThierry Reding2016-04-283-2/+12
| | * | | | | | | | | clk: tegra: Add dpaux1 clockThierry Reding2016-04-283-0/+3
| | * | | | | | | | | clk: tegra: Use correct parent for dpaux clockThierry Reding2016-04-281-1/+1
| | * | | | | | | | | clk: tegra: Add fixed factor peripheral clock typeThierry Reding2016-04-283-0/+138
| | * | | | | | | | | clk: tegra: Special-case mipi-cal parent on Tegra114Thierry Reding2016-04-282-2/+6
| | * | | | | | | | | clk: tegra: Remove trailing blank lineThierry Reding2016-04-281-1/+0
| | * | | | | | | | | clk: tegra: Constify peripheral clock registersThierry Reding2016-04-285-7/+7
| * | | | | | | | | | Merge tag 'v4.7-rockchip-clk3' of git://git.kernel.org/pub/scm/linux/kernel/g...Stephen Boyd2016-05-022-169/+179
| |\ \ \ \ \ \ \ \ \ \ | | | |_|_|_|_|/ / / / | | |/| | | | | | | |
| | * | | | | | | | | clk: rockchip: fix the rk3399 cifout clockXing Zheng2016-04-251-5/+6
| | * | | | | | | | | clk: rockchip: drop unnecessary CLK_IGNORE_UNUSED flags from rk3399Xing Zheng2016-04-251-157/+157
| | * | | | | | | | | clk: rockchip: add some frequencies on the rk3399 PLL tableXing Zheng2016-04-251-1/+10
| | * | | | | | | | | clk: rockchip: assign more necessary rk3399 clock idsXing Zheng2016-04-251-6/+6
| | * | | | | | | | | clk: rockchip: fix the gate bit for i2c4 and i2c8 on rk3399Xing Zheng2016-04-251-2/+2
| | * | | | | | | | | clk: rockchip: fix of spelling mistake on unsuccessful in pll clock typeColin Ian King2016-04-251-2/+2
| * | | | | | | | | | Merge branch 'clk-hw-register' (early part) into clk-nextStephen Boyd2016-04-2110-87/+573
| |\ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | clk: fixed-rate: Add hw based registration APIsStephen Boyd2016-04-191-8/+36
| | * | | | | | | | | | clk: gpio: Add hw based registration APIsStephen Boyd2016-04-191-11/+41
| | * | | | | | | | | | clk: composite: Add hw based registration APIsStephen Boyd2016-04-191-12/+33
| | * | | | | | | | | | clk: fractional-divider: Add hw based registration APIsStephen Boyd2016-04-191-5/+35
| | * | | | | | | | | | clk: fixed-factor: Add hw based registration APIsStephen Boyd2016-04-191-7/+35
| | * | | | | | | | | | clk: mux: Add hw based registration APIsStephen Boyd2016-04-191-6/+51
| | * | | | | | | | | | clk: gate: Add hw based registration APIsStephen Boyd2016-04-191-7/+36
| | * | | | | | | | | | clk: divider: Add hw based registration APIsStephen Boyd2016-04-191-8/+83
| | * | | | | | | | | | clkdev: Add clk_hw based registration APIsStephen Boyd2016-04-191-0/+64
| | * | | | | | | | | | clk: Add clk_hw OF clk providersStephen Boyd2016-04-191-4/+81
| | * | | | | | | | | | clk: Add {devm_}clk_hw_{register,unregister}() APIsStephen Boyd2016-04-191-0/+86
| | * | | | | | | | | | clkdev: Remove clk_register_clkdevs()Stephen Boyd2016-04-191-27/+0
| | | |_|_|_|_|/ / / / | | |/| | | | | | | |
OpenPOWER on IntegriCloud