summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'cleanup-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds2014-01-2330-3075/+8003
|\
| * Merge tag 'at91-cleanup2' of git://github.com/at91linux/linux-at91 into next/...Kevin Hilman2014-01-141-1/+1
| |\
| | * clk: at91: fix pmc_clk_ids data type attriubteBoris BREZILLON2013-12-191-1/+1
| * | Merge tag 'tegra-for-3.14-dmas-resets-rework' of git://git.kernel.org/pub/scm...Olof Johansson2013-12-268-82/+57
| |\ \
| | * | clk: tegra: remove bogus PCIE_XCLKStephen Warren2013-12-112-13/+0
| | * | clk: tegra: remove legacy reset APIsStephen Warren2013-12-113-63/+0
| | * | clk: tegra: implement a reset driverStephen Warren2013-12-116-6/+57
| | | |
| | \ \
| *-. \ \ Merge branches 'depends/asoc-dma', 'depends/dma-of' and 'depends/tegra-clk' i...Olof Johansson2013-12-2616-3008/+4678
| |\ \ \ \ | | | |/ /
| | | * | clk: tegra: fix __clk_lookup() return value checksWei Yongjun2013-11-281-4/+4
| | | * | clk: tegra: Do not print errors for clk_round_rate()Thierry Reding2013-11-281-6/+3
| | | * | clk: tegra: Initialize DSI low-power clocksThierry Reding2013-11-261-0/+2
| | | * | clk: tegra: add FUSE clock deviceAlexandre Courbot2013-11-264-1/+4
| | | * | clk: tegra: Properly setup PWM clock on Tegra30Thierry Reding2013-11-261-1/+3
| | | * | clk: tegra: Initialize secondary gr3d clock on Tegra30Thierry Reding2013-11-261-0/+1
| | | * | clk: tegra114: Initialize clocks needed for HDMIMikko Perttunen2013-11-261-0/+2
| | | * | clk: tegra124: add suspend/resume function for tegra_cpu_car_opsJoseph Lo2013-11-261-0/+27
| | | * | clk: tegra124: add wait_for_reset and disable_clock for tegra_cpu_car_opsJoseph Lo2013-11-261-0/+26
| | | * | clk: tegra124: Add support for Tegra124 clocksPeter De Schrijver2013-11-262-0/+1371
| | | * | clk: tegra124: Add new peripheral clocksPeter De Schrijver2013-11-261-0/+69
| | | * | clk: tegra124: Add common clk IDs to clk-id.hPeter De Schrijver2013-11-261-0/+22
| | | * | clk: tegra: add TEGRA_PERIPH_NO_GATEPeter De Schrijver2013-11-263-3/+22
| | | * | clk: tegra: add locking to periph clksPeter De Schrijver2013-11-262-19/+24
| | | * | clk: tegra: Add periph regs bank XPeter De Schrijver2013-11-261-0/+10
| | | * | clk: tegra: Add support for PLLSSPeter De Schrijver2013-11-262-2/+126
| | | * | clk: tegra: move tegra20 to common infraPeter De Schrijver2013-11-261-402/+255
| | | * | clk: tegra: move tegra30 to common infraPeter De Schrijver2013-11-261-895/+403
| | | * | clk: tegra: introduce common gen4 super clockPeter De Schrijver2013-11-264-74/+155
| | | * | clk: tegra: move PMC, fixed clocks to common filesPeter De Schrijver2013-11-265-74/+253
| | | * | clk: tegra: move periph clocks to common filePeter De Schrijver2013-11-266-581/+627
| | | * | clk: tegra: move audio clk to common filePeter De Schrijver2013-11-264-208/+402
| | | * | clk: tegra: add clkdev registration infraPeter De Schrijver2013-11-263-159/+179
| | | * | clk: tegra: add common infra for DT clocksPeter De Schrijver2013-11-262-0/+16
| | | * | clk: tegra: add header for common tegra clock IDsPeter De Schrijver2013-11-261-0/+213
| | | * | clk: tegra: move fields to tegra_clk_pll_paramsPeter De Schrijver2013-11-265-177/+175
| | | * | clk: tegra: use pll_ref as the pll_e parentPeter De Schrijver2013-11-262-4/+7
| | | * | clk: tegra: move some PLLC and PLLXC init to clk-pll.cPeter De Schrijver2013-11-262-93/+111
| | | * | clk: tegra: Add TEGRA_PERIPH_NO_DIV flagPeter De Schrijver2013-11-262-3/+9
| | | * | clk: tegra: common periph_clk_enb_refcnt and clksPeter De Schrijver2013-11-266-108/+85
| | | * | clk: tegra: simplify periph clock dataPeter De Schrijver2013-11-267-584/+464
| | | * | clk: tegra: Fix clock rate computationThierry Reding2013-11-261-0/+2
| | | * | clk: tegra114: Rename gr_2d/gr_3d to gr2d/gr3dThierry Reding2013-11-261-4/+4
| | | * | clk: tegra: PLLE spread spectrum controlPeter De Schrijver2013-11-261-1/+29
| | | * | clk: tegra: Set the clk parent of host1x to pll_pAndrew Chew2013-11-261-0/+1
| | | * | clk: tegra: add TEGRA_DIVIDER_ROUND_UP for periph clksPeter De Schrijver2013-11-262-33/+39
| | | * | clk: tegra: Set the clock parent of gr2d/gr3d to pll_c2Mark Zhang2013-11-251-0/+3
| | | * | clk: tegra: Fix vde/2d/3d clock src offsetMark Zhang2013-11-251-10/+3
| | | * | clk: tegra: Correct sbc mux width & parentMark Zhang2013-11-251-6/+6
| | | * | clk: tegra: replace enum tegra114_clk by binding headerPeter De Schrijver2013-11-251-233/+198
| | |/ /
| * | | ARM: at91: remove AT91_PROGRAMMABLE_CLOCKS configuration optionNicolas Ferre2013-12-123-6/+1
| | |/ | |/|
| * | clk: at91: add PMC smd clockBoris BREZILLON2013-12-024-0/+184
OpenPOWER on IntegriCloud